diff options
| author | Xu, Anthony <anthony.xu@intel.com> | 2006-01-09 10:36:35 +0800 |
|---|---|---|
| committer | Tony Luck <tony.luck@intel.com> | 2006-01-16 15:44:53 -0800 |
| commit | f15ac5801fdc1b217c3b8b5dbc63a09371d2ee4d (patch) | |
| tree | b9d4eeb9b5a6ab36fdaebf24263aa4ba5543aec7 | |
| parent | 7b9c8ba2d634a0467a8a36018a28624563f34f47 (diff) | |
[IA64] pal cache flush patch
Because PAL spec has changed since 2002, you can goto
http://developer.intel.com/design/itanium/manuals/iiasdmanual.htm to
download new SDM, all PAL calls should be invoked with psr.ic=1, and
it's caller's responsibility to handle possible tlb miss.
Ia64_pal_cache_flush was written according to old spec, it is obsolete,
and this patch has ia64_pal_cache_flush conform to new spec.
Signed-off-by Anthony Xu <anthony.xu@intel.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
| -rw-r--r-- | include/asm-ia64/pal.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/include/asm-ia64/pal.h b/include/asm-ia64/pal.h index e828377ad29..7708ec669a3 100644 --- a/include/asm-ia64/pal.h +++ b/include/asm-ia64/pal.h @@ -927,7 +927,7 @@ static inline s64 ia64_pal_cache_flush (u64 cache_type, u64 invalidate, u64 *progress, u64 *vector) { struct ia64_pal_retval iprv; - PAL_CALL_IC_OFF(iprv, PAL_CACHE_FLUSH, cache_type, invalidate, *progress); + PAL_CALL(iprv, PAL_CACHE_FLUSH, cache_type, invalidate, *progress); if (vector) *vector = iprv.v0; *progress = iprv.v1; |