diff options
author | Gregory CLEMENT <gregory.clement@free-electrons.com> | 2012-06-01 18:33:17 +0200 |
---|---|---|
committer | Arnd Bergmann <arnd@arndb.de> | 2012-07-10 15:47:49 +0200 |
commit | 0d01b7a153561eee6f878238caf76c53bb1dc0d5 (patch) | |
tree | 6d5d0eac03dc17348f38089d7fb8b5279f41063f /Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt | |
parent | 9ae6f740b49f933eeff972a79fd2a8b7e4592cf5 (diff) |
arm: mach-mvebu: add documentation for new device tree bindings
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Signed-off-by: Lior Amsalem <alior@marvell.com>
Tested-by: Yehuda Yitschak <yehuday@marvell.com>
Tested-by: Lior Amsalem <alior@marvell.com>
Acked-by: Andrew Lunn <andrew@lunn.ch>
Diffstat (limited to 'Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt')
-rw-r--r-- | Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt | 23 |
1 files changed, 23 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt b/Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt new file mode 100644 index 00000000000..70c0dc5f00e --- /dev/null +++ b/Documentation/devicetree/bindings/arm/armada-370-xp-mpic.txt @@ -0,0 +1,23 @@ +Marvell Armada 370 and Armada XP Interrupt Controller +----------------------------------------------------- + +Required properties: +- compatible: Should be "marvell,mpic" +- interrupt-controller: Identifies the node as an interrupt controller. +- #interrupt-cells: The number of cells to define the interrupts. Should be 1. + The cell is the IRQ number +- reg: Should contain PMIC registers location and length. First pair + for the main interrupt registers, second pair for the per-CPU + interrupt registers + +Example: + + mpic: interrupt-controller@d0020000 { + compatible = "marvell,mpic"; + #interrupt-cells = <1>; + #address-cells = <1>; + #size-cells = <1>; + interrupt-controller; + reg = <0xd0020000 0x1000>, + <0xd0021000 0x1000>; + }; |