summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/exynos4210-origen.dts
diff options
context:
space:
mode:
authorTushar Behera <tushar.behera@linaro.org>2013-12-12 07:45:07 +0900
committerKukjin Kim <kgene.kim@samsung.com>2013-12-16 04:41:56 +0900
commit67ddd05382d98a106b75dba47f7550456ab5f832 (patch)
treec9242610491f3c97261fa4c2a67b572c8c1325de /arch/arm/boot/dts/exynos4210-origen.dts
parent505d41ecbc650afd1724403754694e662e1ba0da (diff)
ARM: dts: Update display clock frequency for Origen-4210
As per the timing information for supported panel, the value should be between 47.2 MHz to 47.9 MHz for 60Hz refresh rate. Total horizontal pixels = 1024 (x-res) + 80 (margin) + 48 (hsync) = 1152 Total vertical pixels = 600 (y-res) + 80 (margin) + 3 (vsync) = 683 Target pixel clock rate for refresh rate @60 Hz = 1152 * 683 * 60 = 47208960 Hz ~ 47.5 MHz Signed-off-by: Tushar Behera <tushar.behera@linaro.org> Signed-off-by: Sachin Kamat <sachin.kamat@linaro.org> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
Diffstat (limited to 'arch/arm/boot/dts/exynos4210-origen.dts')
-rw-r--r--arch/arm/boot/dts/exynos4210-origen.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/exynos4210-origen.dts b/arch/arm/boot/dts/exynos4210-origen.dts
index 1a12fb23767..2aa13cb3bbe 100644
--- a/arch/arm/boot/dts/exynos4210-origen.dts
+++ b/arch/arm/boot/dts/exynos4210-origen.dts
@@ -313,7 +313,7 @@
display-timings {
native-mode = <&timing0>;
timing0: timing {
- clock-frequency = <50000>;
+ clock-frequency = <47500000>;
hactive = <1024>;
vactive = <600>;
hfront-porch = <64>;