summaryrefslogtreecommitdiffstats
path: root/arch/arm/boot/dts/r8a7790-lager.dts
diff options
context:
space:
mode:
authorLaurent Pinchart <laurent.pinchart+renesas@ideasonboard.com>2013-12-11 15:13:49 +0100
committerSimon Horman <horms+renesas@verge.net.au>2013-12-19 20:01:34 +0900
commit62e43056ad5f584f8af83267c901f65e667e3657 (patch)
treecfb6659c11d4bc47f2c85375f17d7788981f2f3e /arch/arm/boot/dts/r8a7790-lager.dts
parentf8e2535d988a7945fa2c11214d55c20c73c60840 (diff)
ARM: shmobile: lager: Specify external clock frequency in DT
The external crystal frequency is 20MHz on the Lager board. Specify it in the device tree. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7790-lager.dts')
-rw-r--r--arch/arm/boot/dts/r8a7790-lager.dts4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7790-lager.dts b/arch/arm/boot/dts/r8a7790-lager.dts
index 67a69399ba1..57569cba152 100644
--- a/arch/arm/boot/dts/r8a7790-lager.dts
+++ b/arch/arm/boot/dts/r8a7790-lager.dts
@@ -58,6 +58,10 @@
};
};
+&extal_clk {
+ clock-frequency = <20000000>;
+};
+
&pfc {
pinctrl-0 = <&scif0_pins &scif1_pins>;
pinctrl-names = "default";