summaryrefslogtreecommitdiffstats
path: root/arch/sh/drivers/pci/fixups-r7780rp.c
diff options
context:
space:
mode:
authorPaul Mundt <lethal@linux-sh.org>2006-09-27 15:59:17 +0900
committerPaul Mundt <lethal@linux-sh.org>2006-09-27 15:59:17 +0900
commit5283ecb5ccbdb90d49fce6488d3944bba63a591c (patch)
treea58e20bd532fa5f933d099bb7b5dd0637b581d33 /arch/sh/drivers/pci/fixups-r7780rp.c
parentd7c30c682a278abe1a52db83f69efec1a9d8f8c2 (diff)
sh: Add support for R7780RP and R7780MP boards.
This adds support for the Renesas SH7780 development boards, R7780RP and R7780MP. Signed-off-by: Paul Mundt <lethal@linux-sh.org>
Diffstat (limited to 'arch/sh/drivers/pci/fixups-r7780rp.c')
-rw-r--r--arch/sh/drivers/pci/fixups-r7780rp.c39
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/sh/drivers/pci/fixups-r7780rp.c b/arch/sh/drivers/pci/fixups-r7780rp.c
new file mode 100644
index 00000000000..b656b562ec9
--- /dev/null
+++ b/arch/sh/drivers/pci/fixups-r7780rp.c
@@ -0,0 +1,39 @@
+/*
+ * arch/sh/drivers/pci/fixups-r7780rp.c
+ *
+ * Highlander R7780RP-1 PCI fixups
+ *
+ * Copyright (C) 2003 Lineo uSolutions, Inc.
+ * Copyright (C) 2004 Paul Mundt
+ *
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License. See the file "COPYING" in the main directory of this archive
+ * for more details.
+ */
+#include "pci-sh7780.h"
+#include <asm/io.h>
+
+int pci_fixup_pcic(void)
+{
+ outl(0x000043ff, PCI_REG(SH7780_PCIIMR));
+ outl(0x0000380f, PCI_REG(SH7780_PCIAINTM));
+
+ outl(0xfbb00047, PCI_REG(SH7780_PCICMD));
+ outl(0x00000000, PCI_REG(SH7780_PCIIBAR));
+
+ outl(0x00011912, PCI_REG(SH7780_PCISVID));
+ outl(0x08000000, PCI_REG(SH7780_PCICSCR0));
+ outl(0x0000001b, PCI_REG(SH7780_PCICSAR0));
+ outl(0xfd000000, PCI_REG(SH7780_PCICSCR1));
+ outl(0x0000000f, PCI_REG(SH7780_PCICSAR1));
+
+ outl(0xfd000000, PCI_REG(SH7780_PCIMBR0));
+ outl(0x00fc0000, PCI_REG(SH7780_PCIMBMR0));
+
+ /* Set IOBR for windows containing area specified in pci.h */
+ outl((PCIBIOS_MIN_IO & ~(SH7780_PCI_IO_SIZE-1)), PCI_REG(SH7780_PCIIOBR));
+ outl(((SH7780_PCI_IO_SIZE-1) & (7<<18)), PCI_REG(SH7780_PCIIOBMR));
+
+ return 0;
+}
+