summaryrefslogtreecommitdiffstats
path: root/arch/xtensa
diff options
context:
space:
mode:
authorCatalin Marinas <catalin.marinas@arm.com>2014-04-02 17:55:40 +0100
committerCatalin Marinas <catalin.marinas@arm.com>2014-04-03 10:43:11 +0100
commit35a86976924a9eda7775b5b02ad47268dca1a5b4 (patch)
tree8adb3553d3443c9d37997c129b8ca1b6f616afbe /arch/xtensa
parent33648de0b664b2aee48bc6eeea21e107c5757cb5 (diff)
arm64: Update the TCR_EL1 translation granule definitions for 16K pages
The current TCR register setting in arch/arm64/mm/proc.S assumes that TCR_EL1.TG* fields are one bit wide and bit 31 is RES1 (reserved, set to 1). With the addition of 16K pages (currently unsupported in the kernel), the TCR_EL1.TG* fields have been extended to two bits. This patch updates the corresponding Linux definitions and drops the bit 31 setting in proc.S in favour of the new macros. Signed-off-by: Catalin Marinas <catalin.marinas@arm.com> Reported-by: Joe Sylve <joe.sylve@gmail.com>
Diffstat (limited to 'arch/xtensa')
0 files changed, 0 insertions, 0 deletions