diff options
| author | Xiubo Li <Li.Xiubo@freescale.com> | 2013-12-31 15:33:21 +0800 |
|---|---|---|
| committer | Mark Brown <broonie@linaro.org> | 2013-12-31 12:23:10 +0000 |
| commit | 496a39d9ec238569fac6daceac8f5420c5edc2f1 (patch) | |
| tree | d69b822dd012c1856a37c0e5b50a382b455b68cf /net/sched/em_nbyte.c | |
| parent | e5d0fa9c3ec59a40e0285d96b65b7f62875acd42 (diff) | |
ASoC: fsl_sai: Fix one bug for hardware limitation.
This is maybe one bug or a limitation of the hardware that the {T,R}CR2's
Synchronous Mode bits must be set as late as possible, or the SAI device
maybe hanged up, and there has not any explaination about this limitation
in the SAI Data Sheet.
And the {T,R}CR2's Synchronous Mode bits must be set at the same time whether
for Tx or Rx stream.
Signed-off-by: Xiubo Li <Li.Xiubo@freescale.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
Diffstat (limited to 'net/sched/em_nbyte.c')
0 files changed, 0 insertions, 0 deletions