summaryrefslogtreecommitdiffstats
path: root/arch/arc/mm/tlb.c
AgeCommit message (Expand)Author
2013-11-06ARC: [SMP] TLB flushVineet Gupta
2013-11-06ARC: [SMP] ASID allocationVineet Gupta
2013-11-06ARC: Fix bogus gcc warning and micro-optimise TLB iteration loopVineet Gupta
2013-08-30ARC: [ASID] Track ASID allocation cycles/generationsVineet Gupta
2013-08-30ARC: [ASID] get_new_mmu_context() to conditionally allocate new ASIDVineet Gupta
2013-08-30ARC: [ASID] Refactor the TLB paranoid debug codeVineet Gupta
2013-08-30ARC: No need to flush the TLB in early bootVineet Gupta
2013-08-30ARC: MMUv4 preps/3 - Abstract out TLB Insert/DeleteVineet Gupta
2013-08-30ARC: MMUv4 preps/2 - Reshuffle PTE bitsVineet Gupta
2013-08-29ARC: MMUv4 preps/1 - Fold PTE K/U access flagsVineet Gupta
2013-06-27arc: delete __cpuinit usage from all arc filesPaul Gortmaker
2013-06-22ARC: [mm] Assume pagecache page dirty by defaultVineet Gupta
2013-06-22ARC: [mm] Zero page optimizationVineet Gupta
2013-06-22ARC: Disintegrate arcregs.hVineet Gupta
2013-06-22ARC: Use kconfig helper IS_ENABLED() to get rid of defines.hVineet Gupta
2013-05-23ARC: Brown paper bag bug in macro for checking cache colorVineet Gupta
2013-05-09ARC: [mm] Aliasing VIPT dcache support 2/4Vineet Gupta
2013-05-09ARC: [mm] Aliasing VIPT dcache support 1/4Vineet Gupta
2013-05-07ARC: [mm] Lazy D-cache flush (non aliasing VIPT)Vineet Gupta
2013-05-07ARC: [mm] optimise icache flush for user mappingsVineet Gupta
2013-05-07ARC: Respect the cpu_id passed for fetching correct cpu infoNoam Camus
2013-04-09ARC: [build] Fix warnings with CONFIG_DEBUG_SECTION_MISMATCHVineet Gupta
2013-02-15ARC: Boot #2: Verbose Boot reporting / feature verificationVineet Gupta
2013-02-15ARC: SMP supportVineet Gupta
2013-02-15ARC: TLB flush HandlingVineet Gupta
2013-02-15ARC: MMU Exception HandlingVineet Gupta
2013-02-15ARC: MMU Context ManagementVineet Gupta
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2024-12-26 15:42:53 +0000