summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm
AgeCommit message (Expand)Author
2011-07-07ARM: mm: proc-arm9tdmi: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm946: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm940: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm926: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm925: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm922: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm920: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm7tdmi: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm740: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm720: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm6_7: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm1026: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm1022: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm1020e: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-arm1020: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v7: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v6: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v4wt: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v4wb: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v4: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-v3: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: cache-fa: Use the new processor struct macrosDave Martin
2011-07-07ARM: mm: proc-macros: Add generic proc/cache/tlb struct definition macrosDave Martin
2011-07-06ARM: 6987/1: l2x0: fix disabling function to avoid deadlockWill Deacon
2011-07-05ARM: move memory layout sanity checking before meminfo initializationRussell King
2011-07-02ARM: entry: data abort: ensure r5 is preserved by abort functionsRussell King
2011-07-02ARM: entry: data abort: always use r6 for offsetRussell King
2011-07-02ARM: entry: data abort: use r2 as base of pt_regs rather than stackRussell King
2011-07-02ARM: entry: data abort: tail-call the main data abort handlerRussell King
2011-07-02ARM: entry: data abort: avoid using r2 in abort helpersRussell King
2011-07-02ARM: entry: data abort: arrange for CPU abort helpers to take pc/psr in r4/r5Russell King
2011-07-02ARM: entry: prefetch abort: tail-call the main prefetch abort handlerRussell King
2011-07-02ARM: entry: avoid enabling interrupts in prefetch/data abort handlersRussell King
2011-07-01perf: Remove the nmi parameter from the swevent and overflow interfacePeter Zijlstra
2011-06-30ARM: entry: prefetch abort helper: pass aborted pc in r4 rather than r0Russell King
2011-06-29ARM: entry: abort-macro: simplify do_ldrd_abortRussell King
2011-06-29ARM: entry: abort-macro: specify registers to be used for macrosRussell King
2011-06-24ARM: pm: arrange for cpu_proc_init() to be called on resumeRussell King
2011-06-24ARM: pm: ensure ARMv7 CPUs save and restore the TLS registerRussell King
2011-06-24ARM: pm: proc-v7: fix missing struct processor pointers for suspend codeRussell King
2011-06-20ARM: Xilinx: Adding Xilinx board supportJohn Linn
2011-06-11ARM: initrd: disable initrds outside of memoryRussell King
2011-06-09Revert "ARM: 6944/1: mm: allow ASID 0 to be allocated to tasks"Russell King
2011-06-09Revert "ARM: 6943/1: mm: use TTBR1 instead of reserved context ID"Russell King
2011-06-06ARM: 6951/1: include .bss in memory layout informationRabin Vincent
2011-06-06ARM: 6948/1: Fix .size directives for __arm{7,9}tdmi_proc_infoBen Hutchings
2011-05-27Merge branches 'devel', 'devel-stable' and 'fixes' into for-linusRussell King
2011-05-26ARM: kill pmd_off()Russell King
2011-05-26ARM: 6944/1: mm: allow ASID 0 to be allocated to tasksWill Deacon
2011-05-26ARM: 6943/1: mm: use TTBR1 instead of reserved context IDWill Deacon