index
:
asmadeus/linux.git
for-next
The linux kernel
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
mips
/
mm
Age
Commit message (
Expand
)
Author
2014-05-14
MIPS: mm: Fix broken microMIPS kernel regression.
Steven J. Hill
2014-04-18
mips: export flush_icache_range
Kees Cook
2014-03-31
MIPS: Loongson: Add basic Loongson-3 CPU support
Huacai Chen
2014-03-31
MIPS: Use current_cpu_type() instead of c->cputype
Wu Zhangjin
2014-03-26
MIPS: Add support for the M5150 processor
Leonid Yegoshin
2014-03-26
MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT use
Manuel Lauss
2014-03-26
MIPS: mm: c-r4k: Flush scache to avoid cache aliases
Leonid Yegoshin
2014-03-26
MIPS: mm: c-r4k: Add support for flushing user pages from cache
Markos Chandras
2014-03-26
MIPS: mm: c-r4k: Build EVA {d,i}cache flushing functions
Leonid Yegoshin
2014-03-26
MIPS: mm: init: Add free_init_pages() callback for EVA
Markos Chandras
2014-03-26
MIPS: Add cases for CPU_P5600
James Hogan
2014-03-26
MIPS: Coherent Processing System SMP implementation
Paul Burton
2014-03-06
MIPS: Add 1074K CPU support explicitly.
Steven J. Hill
2014-03-06
MIPS: mm: c-r4k: Detect instruction cache aliases
Markos Chandras
2014-01-30
Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus
Linus Torvalds
2014-01-24
mips: delete non-required instances of include <linux/init.h>
Paul Gortmaker
2014-01-22
MIPS: improve checks for noncoherent DMA
Felix Fietkau
2014-01-22
MIPS: Add support for interAptiv cores
Leonid Yegoshin
2014-01-22
MIPS: Add support for FTLBs
Leonid Yegoshin
2014-01-22
MIPS: mm: Use the TLBINVF instruction to flush the VTLB
Leonid Yegoshin
2014-01-22
MIPS: Add support for the proAptiv cores
Leonid Yegoshin
2014-01-22
MIPS: mm: Move UNIQUE_ENTRYHI macro to a header file
Markos Chandras
2014-01-22
MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved value
Markos Chandras
2014-01-15
MIPS: fix blast_icache32 on loongson2
Aaro Koskinen
2014-01-15
MIPS: fix case mismatch in local_r4k_flush_icache_range()
Huacai Chen
2013-11-12
Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...
Linus Torvalds
2013-10-29
MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.
Ralf Baechle
2013-10-29
MIPS: mm: Use scratch for PGD when !CONFIG_MIPS_PGD_C0_CONTEXT
Jayachandran C
2013-10-29
MIPS: Remove unnecessary platform dma helper functions
Felix Fietkau
2013-10-29
MIPS: Move definition of SMP processor id register to header file
Jayachandran C
2013-10-09
Merge tag 'v3.12-rc4' into sched/core
Ingo Molnar
2013-10-02
MIPS: Fix forgotten preempt_enable() when CPU has inclusive pcaches
Yoichi Yuasa
2013-09-25
MIPS: mm: Move some checks out of 'for' loop in DMA operations
Jayachandran C
2013-09-25
sched: Extract the basic add/sub preempt_count modifiers
Peter Zijlstra
2013-09-18
MIPS: 74K/1074K: Correct erratum workaround.
Maciej W. Rozycki
2013-09-18
MIPS: Cleanup CP0 PRId and CP1 FPIR register access masks
Maciej W. Rozycki
2013-09-17
MIPS: Optimize current_cpu_type() for better code.
Ralf Baechle
2013-09-17
MIPS: Fix accessing to per-cpu data when flushing the cache
Ralf Baechle
2013-09-12
Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus
Linus Torvalds
2013-09-12
arch: mm: pass userspace fault flag to generic fault handler
Johannes Weiner
2013-09-12
arch: mm: do not invoke OOM killer on kernel fault OOM
Johannes Weiner
2013-09-11
mm: migrate: check movability of hugepage in unmap_and_move_huge_page()
Naoya Horiguchi
2013-09-06
Merge branch '3.11-fixes' into mips-for-linux-next
Ralf Baechle
2013-09-06
MIPS: DMA: Fix BUG due to smp_processor_id() in preemptible code
Jerin Jacob
2013-09-05
Merge branch '3.11-fixes' into mips-for-linux-next
Ralf Baechle
2013-09-05
MIPS: Export copy_from_user_page() (needed by lustre)
Geert Uytterhoeven
2013-09-04
Merge branch '3.11-fixes' into mips-for-linux-next
Ralf Baechle
2013-09-04
MIPS: DMA: For BMIPS5000 cores flush region just like non-coherent R10000
Jim Quinlan
2013-08-26
MIPS: OCTEON: Set L1 cache parameters for OCTEON3 CPUs.
David Daney
2013-08-26
MIPS: Generate OCTEON3 TLB handlers with the same features as OCTEON2.
David Daney
[next]