summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_reg.h
AgeCommit message (Expand)Author
2013-06-06Revert "drm/i915: Include display_mmio_offset in sequencer index/data registers"Ville Syrjälä
2013-06-05drm/i915: Fix DSPCLK_GATE_D for VLVVille Syrjälä
2013-05-31drm/i915: implement IPS featurePaulo Zanoni
2013-05-31drm/i915: Enable vebox interruptsBen Widawsky
2013-05-31drm/i915: consolidate interrupt naming schemeBen Widawsky
2013-05-31drm/i915: make PM interrupt writes non-destructiveBen Widawsky
2013-05-31drm/i915: properly set HSW WM_LP watermarksPaulo Zanoni
2013-05-31drm/i915: properly set HSW WM_PIPE registersPaulo Zanoni
2013-05-31drm/i915: Vebox ringbuffer initBen Widawsky
2013-05-31drm/i915: Add VECS semaphore bitsBen Widawsky
2013-05-31drm/i915: Semaphore MBOX update generalizationBen Widawsky
2013-05-31drm/i915: Comments for semaphore clarificationBen Widawsky
2013-05-23drm/i915: refactor VLV IOSF sideband accessors to use one helperJani Nikula
2013-05-23drm/i915: set FORCE_ARB_IDLE_PLANES workaroundPaulo Zanoni
2013-05-21Merge tag 'v3.10-rc2' into drm-intel-next-queuedDaniel Vetter
2013-05-10drm/i915: HSW FBC WaFbcDisableDpfcClockGatingRodrigo Vivi
2013-05-10drm/i915: HSW FBC WaFbcAsynchFlipDisableFbcQueueRodrigo Vivi
2013-05-10drm/i915: Add support for FBC on Ivybridge.Rodrigo Vivi
2013-05-10drm/i915: BIOS and power context stolen mem handling for VLV v7Jesse Barnes
2013-05-07Revert "drm/i915: Calculate correct stolen size for GEN7+"Ben Widawsky
2013-05-06drm/i915: Apply OCD to data/link m/n register #definesDaniel Vetter
2013-05-06drm/i915: PCH_ prefix for transcoder timingsDaniel Vetter
2013-05-06drm/i915: s/TRANSCONF/PCH_TRANSCONF/Daniel Vetter
2013-05-02drm/i915: simplify DP/DDI port width macrosDaniel Vetter
2013-04-29drm/i915: hw state readout support for pipe timingsDaniel Vetter
2013-04-29drm/i915: hw state readout support for fdi m/nDaniel Vetter
2013-04-29drm/i915: hw state readout support for pipe_config->fdi_lanesDaniel Vetter
2013-04-25drm/i915: hsw backlight registers need transcoder instead of pipeJani Nikula
2013-04-23drm/i915: Make data/link N value power of twoVille Syrjälä
2013-04-19drm/i915: Move the CSC_MODE bits next to the registerVille Syrjälä
2013-04-19drm/i915: print Gen5+ CPU/PCH poison interruptsPaulo Zanoni
2013-04-19drm/i915: report Gen5+ CPU and PCH FIFO underrunsPaulo Zanoni
2013-04-18drm/i915: magic VLV PLL registers in the dpio sidebandDaniel Vetter
2013-04-18drm/i915: turbo & RC6 support for VLV v7Jesse Barnes
2013-04-18drm/i915: preserve the PBC bits of TRANS_CHICKEN2Paulo Zanoni
2013-04-18drm/i915: set CPT FDI RX polarity bits based on VBTPaulo Zanoni
2013-04-18drm/i915: Scale ring, rather than ia, frequency on HaswellChris Wilson
2013-04-18drm/i915: Increase max fence pitch limit to 256KB on IVB+Ville Syrjälä
2013-04-18drm/i915: Configure GAM_ECOCHK appropriatly for Gen7Ville Syrjälä
2013-04-18drm/i915: Add ECOBITS_SNB_BITVille Syrjälä
2013-04-08drm/i915: Don't wait for PCH on resetBen Widawsky
2013-04-02drm/i915: add Punit read/write routines for VLV v2Jesse Barnes
2013-04-02drm/i915: panel power sequencing for VLV eDP v2Jesse Barnes
2013-04-02drm/i915: sprite support for ValleyView v4Jesse Barnes
2013-04-02drm/i915: fix ILK GPU reset for renderJesse Barnes
2013-03-27drm/i915: wire up SDVO hpd support on cpt/pptDaniel Vetter
2013-03-26DRM/i915: Convert HPD interrupts to make use of HPD pin assignment in encoder...Egbert Eich
2013-03-26drm/i915: HSW PM Frequency bits fixRodrigo Vivi
2013-03-23drm/i915: Implement WaSwitchSolVfFArbitrationPriorityBen Widawsky
2013-03-23drm/i915: DSPFW and BLC regs are in the display offset rangeJesse Barnes
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-02-17 00:54:53 +0000