summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_ddi.c
AgeCommit message (Expand)Author
2014-11-07drm/i915: make pipe/port based audio valid accessors easier to useJani Nikula
2014-11-07drm/i915: Covert HSW+ to choose DPLLS before disabling CRTCsAnder Conselvan de Oliveira
2014-11-07drm/i915: Move dpll crtc_mask and hw_state fields into separate structAnder Conselvan de Oliveira
2014-11-04drm/i915: Make *_crtc_mode_set work on new_configAnder Conselvan de Oliveira
2014-11-04drm/i915: introduce intel_audio_codec_{enable, disable}Jani Nikula
2014-11-04drm/i915/ddi: write ELD where it's supposed to be doneJani Nikula
2014-11-04drm/i915: pass intel_encoder to intel_write_eldJani Nikula
2014-10-24drm/i915: Use IS_HSW_ULT() in HSW CDCLK clock read-outDamien Lespiau
2014-10-01drm/i915: Bikeshed rpm functions name a bit.Daniel Vetter
2014-09-30Merge branch 'topic/skl-stage1' into drm-intel-next-queuedDaniel Vetter
2014-09-29drm/i915: Broadwell DDI Buffer translation - more tuningRodrigo Vivi
2014-09-29drm/i915: Broadwell DDI Buffer translation changed to give better margin.Rodrigo Vivi
2014-09-24drm/i915/skl: Program the DDI buffer translation tablesDamien Lespiau
2014-09-04drm/i915: Rewrite ABS_DIFF() in a safer mannerDamien Lespiau
2014-09-03drm/i915/ddi: use struct for ddi buf translation tablesJani Nikula
2014-09-03drm/i915: Rename defines for selection of ddi buffer translation slotSonika Jindal
2014-08-11drm/i915: Fix wrong number of HDMI translation entriesDamien Lespiau
2014-08-08drm/i915: Remove now useless comments about the translation valuesDamien Lespiau
2014-08-08drm/i915/bdw: Remove the HDMI/DVI entry from the DP/eDP/FDI tablesDamien Lespiau
2014-08-08drm/i915/bdw: Provide the BDW specific HDMI buffer translation tableDamien Lespiau
2014-08-08drm/i915: Gather the HDMI level shifter logic into one placeDamien Lespiau
2014-08-08drm/i915: Make ddi_clock_gate() HSW/BDW specificDaniel Vetter
2014-08-08drm/i915: Split the CDCLK retrieval per-platformDamien Lespiau
2014-08-08drm/i915: Make intel_ddi_calculate_wrpll() HSW/BDW specificDamien Lespiau
2014-08-08drm/i915: Split the BDW/HSW specific shared pll selectionDamien Lespiau
2014-08-08drm/i915: Fix stale comment for intel_ddi_pll_select()Damien Lespiau
2014-08-08drm/i915: Extract the HSW/BDW shared dpll init codeDamien Lespiau
2014-08-04Merge tag 'drm-intel-next-2014-07-25-merged' of git://anongit.freedesktop.org...Dave Airlie
2014-08-04drm/i915: only hook up hpd pulse for DP outputsChris Wilson
2014-07-29Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter
2014-07-23drm/i915: Make the WRPLL names constDamien Lespiau
2014-07-22drm/i915: add DP 1.2 MST support (v0.7)Dave Airlie
2014-07-21i915: split some DP modesetting code into a separate functionDave Airlie
2014-07-10drm/i915: Only touch WRPLL hw state in enable/disable hooksDaniel Vetter
2014-07-10drm/i915: Switch to common shared dpll framework for WRPLLsDaniel Vetter
2014-07-10drm/i915: ->enable hook for WRPLLsDaniel Vetter
2014-07-10drm/i915: ->disable hook for WRPLLsDaniel Vetter
2014-07-10drm/i915: State readout support for WRPLLsDaniel Vetter
2014-07-10drm/i915: Basic shared dpll support for WRPLLsDaniel Vetter
2014-07-10drm/i915: Precompute static ddi_pll_sel values in encodersDaniel Vetter
2014-07-10drm/i915: State readout and cross-checking for ddi_pll_selDaniel Vetter
2014-07-10drm/i915: Move ddi_pll_sel into the pipe configDaniel Vetter
2014-07-10drm/i915: Move SPLL disabling into hsw_crt_post_disableDaniel Vetter
2014-07-10drm/i915: Move the SPLL enabling into hsw_crt_pre_enableDaniel Vetter
2014-07-10drm/i915: Clean up WRPLL/SPLL #definesDaniel Vetter
2014-07-10drm/i915: Remove spll_refcount for hswDaniel Vetter
2014-07-07drm/i915: Support pf CRC source on haswell transcoder edpDaniel Vetter
2014-07-07drm/i915: rework digital port IRQ handling (v2)Dave Airlie
2014-06-16drm/i915: update BDW DDI buffer translationsPaulo Zanoni
2014-05-22drm/i915: grab the audio power domain when enabling audio on HSW+Paulo Zanoni
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2024-11-20 16:10:15 +0000