summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2013-10-15drm/i915: disable LVDS clock gating on CPT v2Jesse Barnes
2013-10-03drm/i915/hsw: Disable L3 caching of atomic memory operations.Francisco Jerez
2013-10-01drm/i915: fix rps.vlv_work initializationImre Deak
2013-09-08drm/i915: Track pfit enable state separately from sizeChris Wilson
2013-09-03drm/i915: enable trickle feed on HaswellPaulo Zanoni
2013-09-03drm/i915: Don't mask EI UP interrupt on IVB|SNBMika Kuoppala
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie
2013-08-23drm/i915: allow package C8+ states on Haswell (disabled)Paulo Zanoni
2013-08-23drm/i915: drop WaMbcDriverBootEnable workaroundJesse Barnes
2013-08-23drm/i915: wrap GEN6_PMIMR changesPaulo Zanoni
2013-08-22drm/i915: Only unmask required PM interruptsVinit Azad
2013-08-22drm/i915: clarify Haswell power well bit namesPaulo Zanoni
2013-08-22drm/i915: tune the RC6 threshold for stabilityStéphane Marchesin
2013-08-09drm/i915: Fix FB WM for HSWVille Syrjälä
2013-08-09drm/i915: fix a limit check in hsw_compute_wm_results()Dan Carpenter
2013-08-08drm/i915: Pass plane and crtc to intel_update_sprite_watermarksVille Syrjälä
2013-08-08drm/i915: Split plane watermark parameters into a separate structVille Syrjälä
2013-08-08drm/i915: Pull some watermarks state into a separate structureVille Syrjälä
2013-08-08drm/i915: Calculate max watermark levels for ILK+Ville Syrjälä
2013-08-08drm/i915: Rename hsw_lp_wm_result to intel_wm_levelVille Syrjälä
2013-08-08drm/i915: Pull watermark level validity check outVille Syrjälä
2013-08-08drm/i915: Rename hsw_data_buf_partitioning to intel_ddb_partitioningVille Syrjälä
2013-08-08drm/i915: Kill fbc_enable from hsw_lp_wm_resultsVille Syrjälä
2013-08-08drm/i915: Split watermark level computation from the codeVille Syrjälä
2013-08-08drm/i915: Use 'enabled' instead of 'enable' consistently in sprite WM codeVille Syrjälä
2013-08-07drm/i915: update last_vblank when disabling the power wellPaulo Zanoni
2013-08-05drm/i915: Add comments about units of latency valuesVille Syrjälä
2013-08-05drm/i915: Use the watermark latency values from dev_priv for ILK/SNB/IVB tooVille Syrjälä
2013-08-05drm/i915: Disable specific watermark levels when latency is zeroVille Syrjälä
2013-08-05drm/i915: Print the watermark latencies during initVille Syrjälä
2013-08-05drm/i915: Use the stored cursor and plane latencies properlyVille Syrjälä
2013-08-05drm/i915: Store the watermark latency values in dev_privVille Syrjälä
2013-08-05drm/i915: Add ILK support to intel_read_wm_latencyVille Syrjälä
2013-08-05drm/i915: Add VM to pinBen Widawsky
2013-08-05drm/i915: Add SNB/IVB support to intel_read_wm_latencyVille Syrjälä
2013-08-05drm/i915: Don't multiply the watermark latency values too earlyVille Syrjälä
2013-08-05drm/i915: Split out reading of HSW watermark latency valuesVille Syrjälä
2013-08-05drm/i915: Change the watermark latency type to uint16_tVille Syrjälä
2013-08-05drm/i915: Don't pass "mem_value" to ilk_compute_fbc_wmVille Syrjälä
2013-08-05drm/i915: Rename most wm compute functions to ilk_ prefixVille Syrjälä
2013-08-05drm/i915: Rename hsw_wm_get_pixel_rate to ilk_pipe_pixel_rateVille Syrjälä
2013-08-05drm/i915: Pass the actual sprite width to watermarks functionsVille Syrjälä
2013-08-05drm/i915: Add scaled paramater to update_sprite_watermarks()Ville Syrjälä
2013-08-04drm/i915: Squelch repeated reasoning for why FBC cannot be activatedChris Wilson
2013-07-31drm/i915: fix missed hunk after GT access breakageBen Widawsky
2013-07-25drm/i915: initialize gt_lock early with other spin locksJani Nikula
2013-07-25drm/i915: Colocate all GT access routines in the same fileChris Wilson
2013-07-25Merge commit 'Merge branch 'drm-fixes' of git://people.freedesktop.org/~airli...Daniel Vetter
2013-07-21drm/i915: fix up gt init sequence falloutDaniel Vetter
2013-07-17drm/i915: fix long-standing SNB regression in power consumption after resume v2Konstantin Khlebnikov
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2024-12-30 12:15:09 +0000