summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_pm.c
AgeCommit message (Expand)Author
2013-10-15drm/i915: Check 5/6 DDB split only when sprites are enabledVille Syrjälä
2013-10-15drm/i915: Rename ilk_check_wm to ilk_validate_wm_levelVille Syrjälä
2013-10-15drm/i915: Rename ilk_wm_max to ilk_compute_wm_maximumsVille Syrjälä
2013-10-15drm/i915: Remove a somewhat silly debug print from watermark codeVille Syrjälä
2013-10-15drm/i915: Init HSW watermark tracking in intel_modeset_setup_hw_state()Ville Syrjälä
2013-10-15drm/i915: Improve watermark dirtyness checksVille Syrjälä
2013-10-15drm/i915: Store current watermark state in dev_priv->wmVille Syrjälä
2013-10-15drm/i915: Kill fbc_wm_enabled from intel_wm_configVille Syrjälä
2013-10-15drm/i915: Refactor wm_lp to level calculationVille Syrjälä
2013-10-15drm/i915: Check 5/6 DDB split only when sprites are enabledVille Syrjälä
2013-10-15drm/i915: Move some computations out from hsw_compute_wm_parameters()Ville Syrjälä
2013-10-15drm/i915: Use intel_pipe_wm in hsw_find_best_resultsVille Syrjälä
2013-10-15drm/i915: Move LP1+ watermark merging out from hsw_compute_wm_results()Ville Syrjälä
2013-10-15drm/i915: Don't re-compute pipe watermarks except for the affected pipeVille Syrjälä
2013-10-15drm/i915: Add intel_pipe_wm and prepare for watermark pre-computeVille Syrjälä
2013-10-10drm/i915: Avoid tweaking RPS before it is enabledChris Wilson
2013-10-10drm/i915: Rename primary_disabled to primary_enabledVille Syrjälä
2013-10-10drm/i915: Use the real cpu max frequency for ring scalingBen Widawsky
2013-10-10drm/i915: Rename intel_flush_display_plane to intel_flush_primary_planeVille Syrjälä
2013-10-10Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter
2013-10-09drm: Collect per-crtc vblank stuff to a structVille Syrjälä
2013-10-03drm/i915: Tweak RPS thresholds to more aggressively downclockChris Wilson
2013-10-03drm/i915: Boost RPS frequency for CPU stallsChris Wilson
2013-10-03drm/i915: Clean up the ring scaling calculationsBen Widawsky
2013-10-01drm/i915: Make intel_resume_power_well() staticDamien Lespiau
2013-10-01drm/i915/vlv: reduce GT FIFO error info to a debug messageJesse Barnes
2013-10-01drm/i915/vlv: use lower precision RC6 counterJesse Barnes
2013-10-01drm/i915: Use crtc_clock with the adjusted modeDamien Lespiau
2013-10-01drm/i915: use pointer = k[cmz...]alloc(sizeof(*pointer), ...) patternDaniel Vetter
2013-09-24Merge tag 'v3.12-rc2' into drm-intel-nextDaniel Vetter
2013-09-20drm/i915: Add POWER_DOMAIN_VGAVille Syrjälä
2013-09-20drm/i915: Refactor power well refcount inc/dec operationsVille Syrjälä
2013-09-20drm/i915: Add intel_display_power_{get, put} to request power for specific do...Ville Syrjälä
2013-09-20drm/i915: Change i915_request power well handlingVille Syrjälä
2013-09-20drm/i915/vlv: honor i915_enable_rc6 boot param on VLVJesse Barnes
2013-09-16drm/i915: Add explicit pipe src size to pipe configVille Syrjälä
2013-09-16drm/i915: Make intel_crtc_active() available outside intel_pm.cVille Syrjälä
2013-09-16drm/i915: Check the clock from adjusted mode in intel_crtc_active()Ville Syrjälä
2013-09-16drm/i915: Use adjusted_mode appropriately when computing watermarksVille Syrjälä
2013-09-16drm/i915: Use adjusted_mode in intel_update_fbc()Ville Syrjälä
2013-09-10drm/i915: Refactor max WM levelVille Syrjälä
2013-09-10drm/i915: Use ilk_compute_wm_level to compute WM_PIPE valuesVille Syrjälä
2013-09-10drm/i915: Constify some watermark dataVille Syrjälä
2013-09-10drm/i915: Pass crtc to intel_update_watermarks()Ville Syrjälä
2013-09-08drm/i915: Track pfit enable state separately from sizeChris Wilson
2013-09-03drm/i915: enable trickle feed on HaswellPaulo Zanoni
2013-09-03drm/i915: Don't mask EI UP interrupt on IVB|SNBMika Kuoppala
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie
2013-08-23drm/i915: allow package C8+ states on Haswell (disabled)Paulo Zanoni
2013-08-23drm/i915: drop WaMbcDriverBootEnable workaroundJesse Barnes
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2025-02-28 05:42:47 +0000