| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2011-05-16 | drm/nva3/clk: better pll calculation when no fractional fb div available | Ben Skeggs | |
| The core/mem/shader clocks don't support the fractional feedback divider, causing our calculated clocks to be off by quite a lot in some cases. To solve this we will switch to a search-based algorithm when fN is NULL. For my NVA8 at PL3, this actually generates identical cooefficients to the binary driver. Hopefully that's a good sign, and that does not break VPLL calculation for someone.. Signed-off-by: Ben Skeggs <bskeggs@redhat.com> | |||
| 2010-11-18 | drm/nva3: fix overflow in fixed point math used for pll calculation | Ben Skeggs | |
| And a slight tweak which gets us closer to VBIOS-calculated numbers. Signed-off-by: Ben Skeggs <bskeggs@redhat.com> | |||
| 2010-05-19 | drm/nv50: support fractional feedback divider on newer chips | Ben Skeggs | |
| Signed-off-by: Ben Skeggs <bskeggs@redhat.com> | |||
 |
index : asmadeus/linux.git | |
| The linux kernel |
| summaryrefslogtreecommitdiffstats |