summaryrefslogtreecommitdiffstats
path: root/include/asm-mips/cpu-features.h
AgeCommit message (Expand)Author
2007-10-11[MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle
2007-10-11[MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle
2007-07-10[MIPS] Enable support for the userlocal hardware registerRalf Baechle
2007-03-17[MIPS] FPU ownership management & preemption fixesAtsushi Nemoto
2006-07-13[MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle
2006-07-13[MIPS] Default cpu_has_mipsmt to a runtime checkChris Dearman
2006-06-29[MIPS] Fix configuration of R2 CPU features and multithreading.Ralf Baechle
2006-04-26Don't include linux/config.h from anywhere else in include/David Woodhouse
2006-04-19[MIPS] FPU affinity for MT ASE.Ralf Baechle
2006-03-18[MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto
2006-01-10MIPS: Reorganize ISA constants strictly as bitmasks.Ralf Baechle
2006-01-10MIPS: Introduce machinery for testing for MIPSxxR1/2.Ralf Baechle
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle
2005-10-29Detect the MIPS R2 vectored interrupt, external interrupt controllerRalf Baechle
2005-10-29Redo RM9000 workaround which along with other DSP ASE changes wasRalf Baechle
2005-10-29Support the MIPS32 / MIPS64 DSP ASE.Ralf Baechle
2005-10-29Cleanup decoding of MIPSxx config registers.Ralf Baechle
2005-09-05[PATCH] mips: clean up 32/64-bit configurationRalf Baechle
2005-04-16Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds
generated by cgit v1.2.3-70-g09d2 (git 2.46.0) at 2024-11-05 11:37:12 +0000