arch/arm/boot/dts/kirkwood-cloudbox.dts


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107

/dts-v1/;

#include "kirkwood.dtsi"
#include "kirkwood-6281.dtsi"

/ {
	model = "LaCie CloudBox";
	compatible = "lacie,cloudbox", "marvell,kirkwood-88f6702", "marvell,kirkwood";

	memory {
		device_type = "memory";
		reg = <0x00000000 0x10000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200n8";
	};

	ocp@f1000000 {
		pinctrl: pinctrl@10000 {
			pmx_cloudbox_sata0: pmx-cloudbox-sata0 {
				marvell,pins = "mpp15";
				marvell,function = "sata0";
			};
		};

		serial@12000 {
			pinctrl-0 = <&pmx_uart0>;
			pinctrl-names = "default";
			clock-frequency = <166666667>;
			status = "okay";
		};

		sata@80000 {
			pinctrl-0 = <&pmx_cloudbox_sata0>;
			pinctrl-names = "default";
			status = "okay";
			nr-ports = <1>;
		};

		spi@10600 {
			pinctrl-0 = <&pmx_spi>;
			pinctrl-names = "default";
			status = "okay";

			flash@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				compatible = "mx25l4005a";
				reg = <0>;
				spi-max-frequency = <20000000>;
				mode = <0>;

				partition@0 {
					reg = <0x0 0x80000>;
					label = "u-boot";
				};
			};
		};
	};

	gpio_keys {
		compatible = "gpio-keys";
		#address-cells = <1>;
		#size-cells = <0>;

		button@1 {
			label = "Power push button";
			linux,code = <116>;
			gpios = <&gpio0 16 1>;
		};
	};

	gpio-leds {
		compatible = "gpio-leds";

		red-fail {
			label = "cloudbox:red:fail";
			gpios = <&gpio0 14 0>;
		};
		blue-sata {
			label = "cloudbox:blue:sata";
			gpios = <&gpio0 15 0>;
		};
	};

	gpio_poweroff {
		compatible = "gpio-poweroff";
		gpios = <&gpio0 17 0>;
	};
};

&mdio {
	status = "okay";

	ethphy0: ethernet-phy@0 {
		device_type = "ethernet-phy";
		reg = <0>;
	};
};

&eth0 {
	status = "okay";
	ethernet0-port@0 {
		phy-handle = <&ethphy0>;
	};
};