summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-vt8500/devices-wm8505.c
blob: c810454178dcf091b7091f547cccfb5e530c3444 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
/* linux/arch/arm/mach-vt8500/devices-wm8505.c
 *
 * Copyright (C) 2010 Alexey Charkov <alchark@gmail.com>
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include <linux/platform_device.h>

#include <mach/wm8505_regs.h>
#include <mach/wm8505_irqs.h>
#include <mach/i8042.h>
#include "devices.h"

void __init wm8505_set_resources(void)
{
	struct resource tmp[3];

	tmp[0] = wmt_mmio_res(WM8505_GOVR_BASE, SZ_512);
	wmt_res_add(&vt8500_device_wm8505_fb, tmp, 1);

	tmp[0] = wmt_mmio_res(WM8505_UART0_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART0);
	wmt_res_add(&vt8500_device_uart0, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UART1_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART1);
	wmt_res_add(&vt8500_device_uart1, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UART2_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART2);
	wmt_res_add(&vt8500_device_uart2, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UART3_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART3);
	wmt_res_add(&vt8500_device_uart3, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UART4_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART4);
	wmt_res_add(&vt8500_device_uart4, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UART5_BASE, 0x1040);
	tmp[1] = wmt_irq_res(IRQ_UART5);
	wmt_res_add(&vt8500_device_uart5, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_EHCI_BASE, SZ_512);
	tmp[1] = wmt_irq_res(IRQ_EHCI);
	wmt_res_add(&vt8500_device_ehci, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_UHCI_BASE, SZ_512);
	tmp[1] = wmt_irq_res(IRQ_UHCI);
	wmt_res_add(&vt8500_device_uhci, tmp, 2);

	tmp[0] = wmt_mmio_res(WM8505_GEGEA_BASE, SZ_256);
	wmt_res_add(&vt8500_device_ge_rops, tmp, 1);

	tmp[0] = wmt_mmio_res(WM8505_PWM_BASE, 0x44);
	wmt_res_add(&vt8500_device_pwm, tmp, 1);

	tmp[0] = wmt_mmio_res(WM8505_RTC_BASE, 0x2c);
	tmp[1] = wmt_irq_res(IRQ_RTC);
	tmp[2] = wmt_irq_res(IRQ_RTCSM);
	wmt_res_add(&vt8500_device_rtc, tmp, 3);
}

static void __init wm8505_set_externs(void)
{
	/* Non-resource-aware stuff */
	wmt_ic_base = WM8505_IC_BASE;
	wmt_sic_base = WM8505_SIC_BASE;
	wmt_gpio_base = WM8505_GPIO_BASE;
	wmt_pmc_base = WM8505_PMC_BASE;
	wmt_i8042_base = WM8505_PS2_BASE;

	wmt_nr_irqs = WM8505_NR_IRQS;
	wmt_timer_irq = IRQ_PMCOS0;
	wmt_gpio_ext_irq[0] = IRQ_EXT0;
	wmt_gpio_ext_irq[1] = IRQ_EXT1;
	wmt_gpio_ext_irq[2] = IRQ_EXT2;
	wmt_gpio_ext_irq[3] = IRQ_EXT3;
	wmt_gpio_ext_irq[4] = IRQ_EXT4;
	wmt_gpio_ext_irq[5] = IRQ_EXT5;
	wmt_gpio_ext_irq[6] = IRQ_EXT6;
	wmt_gpio_ext_irq[7] = IRQ_EXT7;
	wmt_i8042_kbd_irq = IRQ_PS2KBD;
	wmt_i8042_aux_irq = IRQ_PS2MOUSE;
}

void __init wm8505_map_io(void)
{
	iotable_init(wmt_io_desc, ARRAY_SIZE(wmt_io_desc));

	/* Should be done before interrupts and timers are initialized */
	wm8505_set_externs();
}