summaryrefslogtreecommitdiffstats
path: root/arch/arm/plat-omap/include/plat/irqs-44xx.h
blob: 518322c80116f6a24688a20e9c330746370a25db (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
/*
 * OMAP4 Interrupt lines definitions
 *
 * Copyright (C) 2009-2010 Texas Instruments, Inc.
 *
 * Santosh Shilimkar (santosh.shilimkar@ti.com)
 * Benoit Cousson (b-cousson@ti.com)
 *
 * This file is automatically generated from the OMAP hardware databases.
 * We respectfully ask that any modifications to this file be coordinated
 * with the public linux-omap@vger.kernel.org mailing list and the
 * authors above to ensure that the autogeneration scripts are kept
 * up-to-date with the file contents.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_OMAP44XX_IRQS_H
#define __ARCH_ARM_MACH_OMAP2_OMAP44XX_IRQS_H

/* OMAP44XX IRQs numbers definitions */
#define OMAP44XX_IRQ_LOCALTIMER			29
#define OMAP44XX_IRQ_LOCALWDT			30

#define OMAP44XX_IRQ_GIC_START			32

#define OMAP44XX_IRQ_PL310			(0 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CTI0			(1 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CTI1			(2 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_ELM			(4 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SYS_1N			(7 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SECURITY_EVENTS		(8 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_L3_DBG			(9 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_L3_APP			(10 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_PRCM			(11 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SDMA_0			(12 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SDMA_1			(13 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SDMA_2			(14 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SDMA_3			(15 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCBSP4			(16 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCBSP1			(17 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SR_MCU			(18 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SR_CORE			(19 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPMC			(20 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GFX			(21 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCBSP2			(22 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCBSP3			(23 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_ISS_5			(24 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DSS_DISPC			(25 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MAIL_U0			(26 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_C2C_SSCM_0			(27 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_TESLA_MMU			(28 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO1			(29 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO2			(30 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO3			(31 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO4			(32 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO5			(33 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPIO6			(34 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_USIM			(35 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_WDT3			(36 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT1			(37 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT2			(38 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT3			(39 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT4			(40 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT5			(41 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT6			(42 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT7			(43 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT8			(44 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT9			(45 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT10			(46 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT11			(47 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SPI4			(48 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SHA1_S			(49 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_FPKA_SINTREQUEST_S		(50 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SHA1_P			(51 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_RNG			(52 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DSS_DSI1			(53 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_I2C1			(56 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_I2C2			(57 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HDQ			(58 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MMC5			(59 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_I2C3			(61 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_I2C4			(62 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_AES2_S			(63 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_AES2_P			(64 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SPI1			(65 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SPI2			(66 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HSI_P1			(67 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HSI_P2			(68 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_FDIF_3			(69 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_UART4			(70 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HSI_DMA			(71 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_UART1			(72 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_UART2			(73 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_UART3			(74 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_PBIAS			(75 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_OHCI			(76 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_EHCI			(77 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_TLL			(78 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_AES1_S			(79 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_WDT2			(80 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DES_S			(81 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DES_P			(82 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MMC1			(83 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DSS_DSI2			(84 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_AES1_P			(85 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MMC2			(86 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MPU_ICR			(87 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_C2C_SSCM_1			(88 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_FSUSB			(89 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_FSUSB_SMI			(90 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SPI3			(91 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HS_USB_MC_N		(92 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_HS_USB_DMA_N		(93 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MMC3			(94 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_GPT12			(95 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MMC4			(96 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SLIMBUS1			(97 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SLIMBUS2			(98 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_ABE			(99 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DUCATI_MMU			(100 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DSS_HDMI			(101 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SR_IVA			(102 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_1	(103 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_IVA_HD_POSYNCITRPEND_0	(104 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_IVA_HD_POMBINTRPEND_0	(107 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCASP1_AR			(108 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCASP1_AX			(109 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_EMIF4_1			(110 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_EMIF4_2			(111 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_MCPDM			(112 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DMM			(113 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_DMIC			(114 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CDMA_0			(115 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CDMA_1			(116 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CDMA_2			(117 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_CDMA_3			(118 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_SYS_2N			(119 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_KBD_CTL			(120 + OMAP44XX_IRQ_GIC_START)
#define OMAP44XX_IRQ_UNIPRO1			(124 + OMAP44XX_IRQ_GIC_START)

#endif