summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/nv10_gpio.c
blob: 748c9f7391166492fd641ef2d03d7c76f46b15b6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
/*
 * Copyright (C) 2009 Francisco Jerez.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining
 * a copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sublicense, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial
 * portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 */

#include "drmP.h"
#include "nouveau_drv.h"
#include "nouveau_hw.h"

static bool
get_gpio_location(struct dcb_gpio_entry *ent, uint32_t *reg, uint32_t *shift,
		  uint32_t *mask)
{
	if (ent->line < 2) {
		*reg = NV_PCRTC_GPIO;
		*shift = ent->line * 16;
		*mask = 0x11;

	} else if (ent->line < 10) {
		*reg = NV_PCRTC_GPIO_EXT;
		*shift = (ent->line - 2) * 4;
		*mask = 0x3;

	} else if (ent->line < 14) {
		*reg = NV_PCRTC_850;
		*shift = (ent->line - 10) * 4;
		*mask = 0x3;

	} else {
		return false;
	}

	return true;
}

int
nv10_gpio_get(struct drm_device *dev, enum dcb_gpio_tag tag)
{
	struct dcb_gpio_entry *ent = nouveau_bios_gpio_entry(dev, tag);
	uint32_t reg, shift, mask, value;

	if (!ent)
		return -ENODEV;

	if (!get_gpio_location(ent, &reg, &shift, &mask))
		return -ENODEV;

	value = NVReadCRTC(dev, 0, reg) >> shift;

	return (value & 1) == ent->state[1];
}

int
nv10_gpio_set(struct drm_device *dev, enum dcb_gpio_tag tag, int state)
{
	struct dcb_gpio_entry *ent = nouveau_bios_gpio_entry(dev, tag);
	uint32_t reg, shift, mask, value;

	if (!ent)
		return -ENODEV;

	if (!get_gpio_location(ent, &reg, &shift, &mask))
		return -ENODEV;

	value = ent->state[state & 1] << shift;
	mask = ~(mask << shift);

	NVWriteCRTC(dev, 0, reg, value | (NVReadCRTC(dev, 0, reg) & mask));

	return 0;
}