1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
|
#ifndef __ata_defs_h
#define __ata_defs_h
/*
* This file is autogenerated from
* file: ../../inst/ata/rtl/ata_regs.r
* id: ata_regs.r,v 1.11 2005/02/09 08:27:36 kriskn Exp
* last modfied: Mon Apr 11 16:06:25 2005
*
* by /n/asic/design/tools/rdesc/src/rdes2c --outfile ata_defs.h ../../inst/ata/rtl/ata_regs.r
* id: $Id: ata_defs.h,v 1.7 2005/04/24 18:30:58 starvik Exp $
* Any changes here will be lost.
*
* -*- buffer-read-only: t -*-
*/
/* Main access macros */
#ifndef REG_RD
#define REG_RD( scope, inst, reg ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR
#define REG_WR( scope, inst, reg, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_VECT
#define REG_RD_VECT( scope, inst, reg, index ) \
REG_READ( reg_##scope##_##reg, \
(inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_VECT
#define REG_WR_VECT( scope, inst, reg, index, val ) \
REG_WRITE( reg_##scope##_##reg, \
(inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT
#define REG_RD_INT( scope, inst, reg ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_WR_INT
#define REG_WR_INT( scope, inst, reg, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg, (val) )
#endif
#ifndef REG_RD_INT_VECT
#define REG_RD_INT_VECT( scope, inst, reg, index ) \
REG_READ( int, (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
#ifndef REG_WR_INT_VECT
#define REG_WR_INT_VECT( scope, inst, reg, index, val ) \
REG_WRITE( int, (inst) + REG_WR_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg, (val) )
#endif
#ifndef REG_TYPE_CONV
#define REG_TYPE_CONV( type, orgtype, val ) \
( { union { orgtype o; type n; } r; r.o = val; r.n; } )
#endif
#ifndef reg_page_size
#define reg_page_size 8192
#endif
#ifndef REG_ADDR
#define REG_ADDR( scope, inst, reg ) \
( (inst) + REG_RD_ADDR_##scope##_##reg )
#endif
#ifndef REG_ADDR_VECT
#define REG_ADDR_VECT( scope, inst, reg, index ) \
( (inst) + REG_RD_ADDR_##scope##_##reg + \
(index) * STRIDE_##scope##_##reg )
#endif
/* C-code for register scope ata */
/* Register rw_ctrl0, scope ata, type rw */
typedef struct {
unsigned int pio_hold : 6;
unsigned int pio_strb : 6;
unsigned int pio_setup : 6;
unsigned int dma_hold : 6;
unsigned int dma_strb : 6;
unsigned int rst : 1;
unsigned int en : 1;
} reg_ata_rw_ctrl0;
#define REG_RD_ADDR_ata_rw_ctrl0 12
#define REG_WR_ADDR_ata_rw_ctrl0 12
/* Register rw_ctrl1, scope ata, type rw */
typedef struct {
unsigned int udma_tcyc : 4;
unsigned int udma_tdvs : 4;
unsigned int dummy1 : 24;
} reg_ata_rw_ctrl1;
#define REG_RD_ADDR_ata_rw_ctrl1 16
#define REG_WR_ADDR_ata_rw_ctrl1 16
/* Register rw_ctrl2, scope ata, type rw */
typedef struct {
unsigned int data : 16;
unsigned int dummy1 : 3;
unsigned int dma_size : 1;
unsigned int multi : 1;
unsigned int hsh : 2;
unsigned int trf_mode : 1;
unsigned int rw : 1;
unsigned int addr : 3;
unsigned int cs0 : 1;
unsigned int cs1 : 1;
unsigned int sel : 2;
} reg_ata_rw_ctrl2;
#define REG_RD_ADDR_ata_rw_ctrl2 0
#define REG_WR_ADDR_ata_rw_ctrl2 0
/* Register rs_stat_data, scope ata, type rs */
typedef struct {
unsigned int data : 16;
unsigned int dav : 1;
unsigned int busy : 1;
unsigned int dummy1 : 14;
} reg_ata_rs_stat_data;
#define REG_RD_ADDR_ata_rs_stat_data 4
/* Register r_stat_data, scope ata, type r */
typedef struct {
unsigned int data : 16;
unsigned int dav : 1;
unsigned int busy : 1;
unsigned int dummy1 : 14;
} reg_ata_r_stat_data;
#define REG_RD_ADDR_ata_r_stat_data 8
/* Register rw_trf_cnt, scope ata, type rw */
typedef struct {
unsigned int cnt : 17;
unsigned int dummy1 : 15;
} reg_ata_rw_trf_cnt;
#define REG_RD_ADDR_ata_rw_trf_cnt 20
#define REG_WR_ADDR_ata_rw_trf_cnt 20
/* Register r_stat_misc, scope ata, type r */
typedef struct {
unsigned int crc : 16;
unsigned int dummy1 : 16;
} reg_ata_r_stat_misc;
#define REG_RD_ADDR_ata_r_stat_misc 24
/* Register rw_intr_mask, scope ata, type rw */
typedef struct {
unsigned int bus0 : 1;
unsigned int bus1 : 1;
unsigned int bus2 : 1;
unsigned int bus3 : 1;
unsigned int dummy1 : 28;
} reg_ata_rw_intr_mask;
#define REG_RD_ADDR_ata_rw_intr_mask 28
#define REG_WR_ADDR_ata_rw_intr_mask 28
/* Register rw_ack_intr, scope ata, type rw */
typedef struct {
unsigned int bus0 : 1;
unsigned int bus1 : 1;
unsigned int bus2 : 1;
unsigned int bus3 : 1;
unsigned int dummy1 : 28;
} reg_ata_rw_ack_intr;
#define REG_RD_ADDR_ata_rw_ack_intr 32
#define REG_WR_ADDR_ata_rw_ack_intr 32
/* Register r_intr, scope ata, type r */
typedef struct {
unsigned int bus0 : 1;
unsigned int bus1 : 1;
unsigned int bus2 : 1;
unsigned int bus3 : 1;
unsigned int dummy1 : 28;
} reg_ata_r_intr;
#define REG_RD_ADDR_ata_r_intr 36
/* Register r_masked_intr, scope ata, type r */
typedef struct {
unsigned int bus0 : 1;
unsigned int bus1 : 1;
unsigned int bus2 : 1;
unsigned int bus3 : 1;
unsigned int dummy1 : 28;
} reg_ata_r_masked_intr;
#define REG_RD_ADDR_ata_r_masked_intr 40
/* Constants */
enum {
regk_ata_active = 0x00000001,
regk_ata_byte = 0x00000001,
regk_ata_data = 0x00000001,
regk_ata_dma = 0x00000001,
regk_ata_inactive = 0x00000000,
regk_ata_no = 0x00000000,
regk_ata_nodata = 0x00000000,
regk_ata_pio = 0x00000000,
regk_ata_rd = 0x00000001,
regk_ata_reg = 0x00000000,
regk_ata_rw_ctrl0_default = 0x00000000,
regk_ata_rw_ctrl2_default = 0x00000000,
regk_ata_rw_intr_mask_default = 0x00000000,
regk_ata_udma = 0x00000002,
regk_ata_word = 0x00000000,
regk_ata_wr = 0x00000000,
regk_ata_yes = 0x00000001
};
#endif /* __ata_defs_h */
|
