summaryrefslogtreecommitdiffstats
path: root/drivers/pinctrl/spear/pinctrl-spear3xx.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2012-11-09 06:59:04 +0100
committerLinus Torvalds <torvalds@linux-foundation.org>2012-11-09 06:59:04 +0100
commita186d25de39ba2e3c6a3ef1c3975dabb29fe7421 (patch)
tree28490fcecc2ead32f53d3f5cdc3c01844832eeaf /drivers/pinctrl/spear/pinctrl-spear3xx.h
parent4ad48bb72cfaecd10f70b3a56deb12cb0f7c0b02 (diff)
parent924da31416f20a8ee7a9008dd4e6e6054bc36b1b (diff)
Merge tag 'pinctrl-for-v3.7-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl
Pull pinctrl fixes from Linus Walleij: - A set of SPEAr pinctrl fixes that recently arrived - A fixup for the Samsung/Exynos Kconfig deps * tag 'pinctrl-for-v3.7-rc5' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl: pinctrl: samsung and exynos need to depend on OF && GPIOLIB pinctrl: SPEAr1340: Add clcd sleep mode pin configuration pinctrl: SPEAr1340: Make DDR reset & clock pads as gpio pinctrl: SPEAr1310: add register entries for enabling pad direction pinctrl: SPEAr1310: Separate out pci pins from pcie_sata pin group pinctrl: SPEAr1310: Fix value of PERIP_CFG reigster and MCIF_SEL_SHIFT pinctrl: SPEAr1310: fix clcd high resolution pin group name pinctrl: SPEAr320: Correct pad mux entries for rmii/smii pinctrl: SPEAr3xx: correct register space to configure pwm pinctrl: SPEAr: Don't update all non muxreg bits on pinctrl_disable
Diffstat (limited to 'drivers/pinctrl/spear/pinctrl-spear3xx.h')
-rw-r--r--drivers/pinctrl/spear/pinctrl-spear3xx.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/pinctrl/spear/pinctrl-spear3xx.h b/drivers/pinctrl/spear/pinctrl-spear3xx.h
index 31f44347f17..7860b36053c 100644
--- a/drivers/pinctrl/spear/pinctrl-spear3xx.h
+++ b/drivers/pinctrl/spear/pinctrl-spear3xx.h
@@ -15,6 +15,7 @@
#include "pinctrl-spear.h"
/* pad mux declarations */
+#define PMX_PWM_MASK (1 << 16)
#define PMX_FIRDA_MASK (1 << 14)
#define PMX_I2C_MASK (1 << 13)
#define PMX_SSP_CS_MASK (1 << 12)