diff options
| author | Felipe Balbi <balbi@ti.com> | 2014-02-25 14:00:13 -0600 |
|---|---|---|
| committer | Felipe Balbi <balbi@ti.com> | 2014-03-05 09:44:50 -0600 |
| commit | 32a4a135847b1e600c64756b7c7c7a91eb2f0aa9 (patch) | |
| tree | 3194fe2ccd0c66c4895663d3473a0d7395952d4c /tools/perf/scripts/python/check-perf-trace.py | |
| parent | 183ca11179f6d3b99e0431bae6acb84350b82dea (diff) | |
usb: dwc3: workaround: clock gating issues
Revisions between 2.10a and 2.50a (included) have
a known issue which may cause xHCI compliance tests
to fail and/or quality issues with Isochronous
transactions.
Note that this issue only impacts certain configurations
of those revisions, namely the ones which have clock
gating enabled.
The suggested workaround is to disable clock gating in
known broken revisions, make sure HW LPM is disabled
and set GCTL.SOFITPSYNC to 1.
Signed-off-by: Felipe Balbi <balbi@ti.com>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions