diff options
| author | Borislav Petkov <bp@amd64.org> | 2010-06-02 18:18:40 +0200 |
|---|---|---|
| committer | H. Peter Anvin <hpa@linux.intel.com> | 2010-06-09 15:57:41 -0700 |
| commit | 8cc1176e5de534d55cb26ff0cef3fd0d6ad8c3c0 (patch) | |
| tree | 13db1fe7760f06555509e10efdd45d890499a565 /tools/perf/scripts/python/check-perf-trace.py | |
| parent | d6d4d4205cf4ce4ba13bc320305afbda25303496 (diff) | |
x86, cacheinfo: Carve out L3 cache slot accessors
This is in preparation for disabling L3 cache indices after having
received correctable ECCs in the L3 cache. Now we allow for initial
setting of a disabled index slot (write once) and deny writing new
indices to it after it has been disabled. Also, we deny using both slots
to disable one and the same index.
Userspace can restore the previously disabled indices by rewriting those
sysfs entries when booting.
Cleanup and reorganize code while at it.
Signed-off-by: Borislav Petkov <borislav.petkov@amd.com>
LKML-Reference: <20100602161840.GI18327@aftab>
Signed-off-by: H. Peter Anvin <hpa@linux.intel.com>
Diffstat (limited to 'tools/perf/scripts/python/check-perf-trace.py')
0 files changed, 0 insertions, 0 deletions