summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/octeon_switch.S
AgeCommit message (Expand)Author
2015-02-20MIPS: OCTEON: Delete unused COP2 saving codeAleksey Makarov
2015-02-20MIPS: OCTEON: Use correct instruction to read 64-bit COP0 registerChandrakala Chavva
2015-02-20MIPS: OCTEON: Save and restore CP2 SHA3 stateDavid Daney
2015-02-20MIPS: OCTEON: Fix FP context save.David Daney
2015-02-20MIPS: OCTEON: Save/Restore wider multiply registers in OCTEON III CPUsDavid Daney
2014-05-30MIPS: OCTEON: Enable use of FPUDavid Daney
2013-10-07MIPS: stack protector: Fix per-task canary switchJames Hogan
2013-07-01MIPS: r4k,octeon,r2300: stack protector: change canary per taskGregory Fong
2013-06-13MIPS: Move cop2 save/restore to switch_to()Jayachandran C
2013-02-01MIPS: Whitespace cleanup.Ralf Baechle
2012-12-28MIPS: Don't include <asm/page.h> unnecessarily.Ralf Baechle
2012-07-19MIPS: Fix race condition with FPU thread task flag during context switch.Leonid Yegoshin
2011-04-06update David Miller's old email addressJustin P. Mattock
2010-02-27MIPS: Nuke trailing blank linesRalf Baechle
2009-09-17MIPS: Consolidate all CONFIG_CPU_HAS_LLSC use in a single C file.Ralf Baechle
2009-01-11MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon.David Daney