summaryrefslogtreecommitdiffstats
path: root/drivers/clk/spear
AgeCommit message (Expand)Author
2014-07-13clk: spear3xx: Set proper clock parent of uart1/2Thomas Gleixner
2014-07-13clk: spear3xx: Use proper control register offsetThomas Gleixner
2013-12-19clk: SPEAr: Staticize clk_frac_opsSachin Kamat
2013-08-19clk: add CLK_SET_RATE_NO_REPARENT flagJames Hogan
2013-06-11clk: spear: fix build error for spear3xxArnd Bergmann
2013-05-02Merge tag 'multiplatform-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2013-03-21clk:SPEAr1340: Correct parent clock configurationVipul Kumar Samar
2013-03-12ARM: spear: make clock driver independent of headersArnd Bergmann
2012-12-14Merge tag 'dt2' of git://git.kernel.org/pub/scm/linux/kernel/git/arm/arm-socLinus Torvalds
2012-11-26ARM: SPEAr1310: Move 1310 specific misc register into machine specific filesVipul Kumar Samar
2012-11-21CLK: SPEAr: Remove unused dummy apb_pclkVipul Kumar Samar
2012-11-21CLK: SPEAr: Correct index scanning done for clock synthsDeepak Sikri
2012-11-21CLK: SPEAr: Update clock rate tableDeepak Sikri
2012-11-21CLK: SPEAr: Add missing clocksVipul Kumar Samar
2012-11-21CLK: SPEAr: Set CLK_SET_RATE_PARENT for few clocksVipul Kumar Samar
2012-11-21CLK: SPEAr13xx: fix parent names of multiple clocksShiraz Hashim
2012-11-21CLK: SPEAr13xx: Fix mux clock namesShiraz Hashim
2012-11-21CLK: SPEAr: Fix dev_id & con_id for multiple clocksRajeev Kumar
2012-11-15clk: spear: Add stub functions for spear3[0|1|2]0_clk_init()Axel Lin
2012-10-29clk: SPEAr: Vco-pll: Fix compilation warningViresh Kumar
2012-07-18Clk: SPEAr1340: Update sys clock parent arrayVipul Kumar Samar
2012-07-18clk: SPEAr1340: Fix clk enable register for uart1 and i2c1.Vipul Kumar Samar
2012-07-18Clk:spear6xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar
2012-07-18Clk:spear3xx:Fix: Rename clk ids within predefined limitVipul Kumar Samar
2012-07-18clk:spear1310:Fix: Rename clk ids within predefined limitVipul Kumar Samar
2012-07-18clk:spear1340:Fix: Rename clk ids within predefined limitVipul Kumar Samar
2012-06-25clk: SPEAr600: Fix ethernet clock name for DT based probingStefan Roese
2012-06-20Viresh has movedViresh Kumar
2012-05-14SPEAr13xx: Add common clock framework supportViresh Kumar
2012-05-12SPEAr: Switch to common clock frameworkViresh Kumar
2012-05-12SPEAr: clk: Add General Purpose Timer Synthesizer clockViresh Kumar
2012-05-12SPEAr: clk: Add Fractional Synthesizer clockViresh Kumar
2012-05-12SPEAr: clk: Add Auxiliary Synthesizer clockViresh Kumar
2012-05-12SPEAr: clk: Add VCO-PLL Synthesizer clockViresh Kumar