summaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-mxs/regs-clkctrl-mx23.h
blob: dbc04747b6917a35a048aac4ded01999aa8da489 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
/*
 * Freescale CLKCTRL Register Definitions
 *
 * Copyright 2008 Embedded Alley Solutions, Inc All Rights Reserved.
 * Copyright 2008-2010 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
 *
 * This file is created by xml file. Don't Edit it.
 *
 * Xml Revision: 1.48
 * Template revision: 26195
 */

#ifndef __REGS_CLKCTRL_MX23_H__
#define __REGS_CLKCTRL_MX23_H__


#define HW_CLKCTRL_PLLCTRL0	(0x00000000)
#define HW_CLKCTRL_PLLCTRL0_SET	(0x00000004)
#define HW_CLKCTRL_PLLCTRL0_CLR	(0x00000008)
#define HW_CLKCTRL_PLLCTRL0_TOG	(0x0000000c)

#define BP_CLKCTRL_PLLCTRL0_RSRVD6	30
#define BM_CLKCTRL_PLLCTRL0_RSRVD6	0xC0000000
#define BF_CLKCTRL_PLLCTRL0_RSRVD6(v) \
		(((v) << 30) & BM_CLKCTRL_PLLCTRL0_RSRVD6)
#define BP_CLKCTRL_PLLCTRL0_LFR_SEL	28
#define BM_CLKCTRL_PLLCTRL0_LFR_SEL	0x30000000
#define BF_CLKCTRL_PLLCTRL0_LFR_SEL(v)  \
		(((v) << 28) & BM_CLKCTRL_PLLCTRL0_LFR_SEL)
#define BV_CLKCTRL_PLLCTRL0_LFR_SEL__DEFAULT   0x0
#define BV_CLKCTRL_PLLCTRL0_LFR_SEL__TIMES_2   0x1
#define BV_CLKCTRL_PLLCTRL0_LFR_SEL__TIMES_05  0x2
#define BV_CLKCTRL_PLLCTRL0_LFR_SEL__UNDEFINED 0x3
#define BP_CLKCTRL_PLLCTRL0_RSRVD5	26
#define BM_CLKCTRL_PLLCTRL0_RSRVD5	0x0C000000
#define BF_CLKCTRL_PLLCTRL0_RSRVD5(v)  \
		(((v) << 26) & BM_CLKCTRL_PLLCTRL0_RSRVD5)
#define BP_CLKCTRL_PLLCTRL0_CP_SEL	24
#define BM_CLKCTRL_PLLCTRL0_CP_SEL	0x03000000
#define BF_CLKCTRL_PLLCTRL0_CP_SEL(v)  \
		(((v) << 24) & BM_CLKCTRL_PLLCTRL0_CP_SEL)
#define BV_CLKCTRL_PLLCTRL0_CP_SEL__DEFAULT   0x0
#define BV_CLKCTRL_PLLCTRL0_CP_SEL__TIMES_2   0x1
#define BV_CLKCTRL_PLLCTRL0_CP_SEL__TIMES_05  0x2
#define BV_CLKCTRL_PLLCTRL0_CP_SEL__UNDEFINED 0x3
#define BP_CLKCTRL_PLLCTRL0_RSRVD4	22
#define BM_CLKCTRL_PLLCTRL0_RSRVD4	0x00C00000
#define BF_CLKCTRL_PLLCTRL0_RSRVD4(v)  \
		(((v) << 22) & BM_CLKCTRL_PLLCTRL0_RSRVD4)
#define BP_CLKCTRL_PLLCTRL0_DIV_SEL	20
#define BM_CLKCTRL_PLLCTRL0_DIV_SEL	0x00300000
#define BF_CLKCTRL_PLLCTRL0_DIV_SEL(v)  \
		(((v) << 20) & BM_CLKCTRL_PLLCTRL0_DIV_SEL)
#define BV_CLKCTRL_PLLCTRL0_DIV_SEL__DEFAULT   0x0
#define BV_CLKCTRL_PLLCTRL0_DIV_SEL__LOWER     0x1
#define BV_CLKCTRL_PLLCTRL0_DIV_SEL__LOWEST    0x2
#define BV_CLKCTRL_PLLCTRL0_DIV_SEL__UNDEFINED 0x3
#define BM_CLKCTRL_PLLCTRL0_RSRVD3	0x00080000
#define BM_CLKCTRL_PLLCTRL0_EN_USB_CLKS	0x00040000
#define BM_CLKCTRL_PLLCTRL0_RSRVD2	0x00020000
#define BM_CLKCTRL_PLLCTRL0_POWER	0x00010000
#define BP_CLKCTRL_PLLCTRL0_RSRVD1	0
#define BM_CLKCTRL_PLLCTRL0_RSRVD1	0x0000FFFF
#define BF_CLKCTRL_PLLCTRL0_RSRVD1(v)  \
		(((v) << 0) & BM_CLKCTRL_PLLCTRL0_RSRVD1)

#define HW_CLKCTRL_PLLCTRL1	(0x00000010)

#define BM_CLKCTRL_PLLCTRL1_LOCK	0x80000000
#define BM_CLKCTRL_PLLCTRL1_FORCE_LOCK	0x40000000
#define BP_CLKCTRL_PLLCTRL1_RSRVD1	16
#define BM_CLKCTRL_PLLCTRL1_RSRVD1	0x3FFF0000
#define BF_CLKCTRL_PLLCTRL1_RSRVD1(v)  \
		(((v) << 16) & BM_CLKCTRL_PLLCTRL1_RSRVD1)
#define BP_CLKCTRL_PLLCTRL1_LOCK_COUNT	0
#define BM_CLKCTRL_PLLCTRL1_LOCK_COUNT	0x0000FFFF
#define BF_CLKCTRL_PLLCTRL1_LOCK_COUNT(v)  \
		(((v) << 0) & BM_CLKCTRL_PLLCTRL1_LOCK_COUNT)

#define HW_CLKCTRL_CPU	(0x00000020)
#define HW_CLKCTRL_CPU_SET	(0x00000024)
#define HW_CLKCTRL_CPU_CLR	(0x00000028)
#define HW_CLKCTRL_CPU_TOG	(0x0000002c)

#define BP_CLKCTRL_CPU_RSRVD5	30
#define BM_CLKCTRL_CPU_RSRVD5	0xC0000000
#define BF_CLKCTRL_CPU_RSRVD5(v) \
		(((v) << 30) & BM_CLKCTRL_CPU_RSRVD5)
#define BM_CLKCTRL_CPU_BUSY_REF_XTAL	0x20000000
#define BM_CLKCTRL_CPU_BUSY_REF_CPU	0x10000000
#define BM_CLKCTRL_CPU_RSRVD4	0x08000000
#define BM_CLKCTRL_CPU_DIV_XTAL_FRAC_EN	0x04000000
#define BP_CLKCTRL_CPU_DIV_XTAL	16
#define BM_CLKCTRL_CPU_DIV_XTAL	0x03FF0000
#define BF_CLKCTRL_CPU_DIV_XTAL(v)  \
		(((v) << 16) & BM_CLKCTRL_CPU_DIV_XTAL)
#define BP_CLKCTRL_CPU_RSRVD3	13
#define BM_CLKCTRL_CPU_RSRVD3	0x0000E000
#define BF_CLKCTRL_CPU_RSRVD3(v)  \
		(((v) << 13) & BM_CLKCTRL_CPU_RSRVD3)
#define BM_CLKCTRL_CPU_INTERRUPT_WAIT	0x00001000
#define BM_CLKCTRL_CPU_RSRVD2	0x00000800
#define BM_CLKCTRL_CPU_DIV_CPU_FRAC_EN	0x00000400
#define BP_CLKCTRL_CPU_RSRVD1	6
#define BM_CLKCTRL_CPU_RSRVD1	0x000003C0
#define BF_CLKCTRL_CPU_RSRVD1(v)  \
		(((v) << 6) & BM_CLKCTRL_CPU_RSRVD1)
#define BP_CLKCTRL_CPU_DIV_CPU	0
#define BM_CLKCTRL_CPU_DIV_CPU	0x0000003F
#define BF_CLKCTRL_CPU_DIV_CPU(v)  \
		(((v) << 0) & BM_CLKCTRL_CPU_DIV_CPU)

#define HW_CLKCTRL_HBUS	(0x00000030)
#define HW_CLKCTRL_HBUS_SET	(0x00000034)
#define HW_CLKCTRL_HBUS_CLR	(0x00000038)
#define HW_CLKCTRL_HBUS_TOG	(0x0000003c)

#define BP_CLKCTRL_HBUS_RSRVD4	30
#define BM_CLKCTRL_HBUS_RSRVD4	0xC0000000
#define BF_CLKCTRL_HBUS_RSRVD4(v) \
		(((v) << 30) & BM_CLKCTRL_HBUS_RSRVD4)
#define BM_CLKCTRL_HBUS_BUSY	0x20000000
#define BM_CLKCTRL_HBUS_DCP_AS_ENABLE	0x10000000
#define BM_CLKCTRL_HBUS_PXP_AS_ENABLE	0x08000000
#define BM_CLKCTRL_HBUS_APBHDMA_AS_ENABLE	0x04000000
#define BM_CLKCTRL_HBUS_APBXDMA_AS_ENABLE	0x02000000
#define BM_CLKCTRL_HBUS_TRAFFIC_JAM_AS_ENABLE	0x01000000
#define BM_CLKCTRL_HBUS_TRAFFIC_AS_ENABLE	0x00800000
#define BM_CLKCTRL_HBUS_CPU_DATA_AS_ENABLE	0x00400000
#define BM_CLKCTRL_HBUS_CPU_INSTR_AS_ENABLE	0x00200000
#define BM_CLKCTRL_HBUS_AUTO_SLOW_MODE	0x00100000
#define BM_CLKCTRL_HBUS_RSRVD2	0x00080000
#define BP_CLKCTRL_HBUS_SLOW_DIV	16
#define BM_CLKCTRL_HBUS_SLOW_DIV	0x00070000
#define BF_CLKCTRL_HBUS_SLOW_DIV(v)  \
		(((v) << 16) & BM_CLKCTRL_HBUS_SLOW_DIV)
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY1  0x0
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY2  0x1
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY4  0x2
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY8  0x3
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY16 0x4
#define BV_CLKCTRL_HBUS_SLOW_DIV__BY32 0x5
#define BP_CLKCTRL_HBUS_RSRVD1	6
#define BM_CLKCTRL_HBUS_RSRVD1	0x0000FFC0
#define BF_CLKCTRL_HBUS_RSRVD1(v)  \
		(((v) << 6) & BM_CLKCTRL_HBUS_RSRVD1)
#define BM_CLKCTRL_HBUS_DIV_FRAC_EN	0x00000020
#define BP_CLKCTRL_HBUS_DIV	0
#define BM_CLKCTRL_HBUS_DIV	0x0000001F
#define BF_CLKCTRL_HBUS_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_HBUS_DIV)

#define HW_CLKCTRL_XBUS	(0x00000040)

#define BM_CLKCTRL_XBUS_BUSY	0x80000000
#define BP_CLKCTRL_XBUS_RSRVD1	11
#define BM_CLKCTRL_XBUS_RSRVD1	0x7FFFF800
#define BF_CLKCTRL_XBUS_RSRVD1(v)  \
		(((v) << 11) & BM_CLKCTRL_XBUS_RSRVD1)
#define BM_CLKCTRL_XBUS_DIV_FRAC_EN	0x00000400
#define BP_CLKCTRL_XBUS_DIV	0
#define BM_CLKCTRL_XBUS_DIV	0x000003FF
#define BF_CLKCTRL_XBUS_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_XBUS_DIV)

#define HW_CLKCTRL_XTAL	(0x00000050)
#define HW_CLKCTRL_XTAL_SET	(0x00000054)
#define HW_CLKCTRL_XTAL_CLR	(0x00000058)
#define HW_CLKCTRL_XTAL_TOG	(0x0000005c)

#define BP_CLKCTRL_XTAL_UART_CLK_GATE	31
#define BM_CLKCTRL_XTAL_UART_CLK_GATE	0x80000000
#define BP_CLKCTRL_XTAL_FILT_CLK24M_GATE	30
#define BM_CLKCTRL_XTAL_FILT_CLK24M_GATE	0x40000000
#define BP_CLKCTRL_XTAL_PWM_CLK24M_GATE	29
#define BM_CLKCTRL_XTAL_PWM_CLK24M_GATE	0x20000000
#define BM_CLKCTRL_XTAL_DRI_CLK24M_GATE	0x10000000
#define BM_CLKCTRL_XTAL_DIGCTRL_CLK1M_GATE	0x08000000
#define BP_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	26
#define BM_CLKCTRL_XTAL_TIMROT_CLK32K_GATE	0x04000000
#define BP_CLKCTRL_XTAL_RSRVD1	2
#define BM_CLKCTRL_XTAL_RSRVD1	0x03FFFFFC
#define BF_CLKCTRL_XTAL_RSRVD1(v)  \
		(((v) << 2) & BM_CLKCTRL_XTAL_RSRVD1)
#define BP_CLKCTRL_XTAL_DIV_UART	0
#define BM_CLKCTRL_XTAL_DIV_UART	0x00000003
#define BF_CLKCTRL_XTAL_DIV_UART(v)  \
		(((v) << 0) & BM_CLKCTRL_XTAL_DIV_UART)

#define HW_CLKCTRL_PIX	(0x00000060)

#define BP_CLKCTRL_PIX_CLKGATE	31
#define BM_CLKCTRL_PIX_CLKGATE	0x80000000
#define BM_CLKCTRL_PIX_RSRVD2	0x40000000
#define BM_CLKCTRL_PIX_BUSY	0x20000000
#define BP_CLKCTRL_PIX_RSRVD1	13
#define BM_CLKCTRL_PIX_RSRVD1	0x1FFFE000
#define BF_CLKCTRL_PIX_RSRVD1(v)  \
		(((v) << 13) & BM_CLKCTRL_PIX_RSRVD1)
#define BM_CLKCTRL_PIX_DIV_FRAC_EN	0x00001000
#define BP_CLKCTRL_PIX_DIV	0
#define BM_CLKCTRL_PIX_DIV	0x00000FFF
#define BF_CLKCTRL_PIX_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_PIX_DIV)

#define HW_CLKCTRL_SSP	(0x00000070)

#define BP_CLKCTRL_SSP_CLKGATE	31
#define BM_CLKCTRL_SSP_CLKGATE	0x80000000
#define BM_CLKCTRL_SSP_RSRVD2	0x40000000
#define BM_CLKCTRL_SSP_BUSY	0x20000000
#define BP_CLKCTRL_SSP_RSRVD1	10
#define BM_CLKCTRL_SSP_RSRVD1	0x1FFFFC00
#define BF_CLKCTRL_SSP_RSRVD1(v)  \
		(((v) << 10) & BM_CLKCTRL_SSP_RSRVD1)
#define BM_CLKCTRL_SSP_DIV_FRAC_EN	0x00000200
#define BP_CLKCTRL_SSP_DIV	0
#define BM_CLKCTRL_SSP_DIV	0x000001FF
#define BF_CLKCTRL_SSP_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_SSP_DIV)

#define HW_CLKCTRL_GPMI	(0x00000080)

#define BP_CLKCTRL_GPMI_CLKGATE	31
#define BM_CLKCTRL_GPMI_CLKGATE	0x80000000
#define BM_CLKCTRL_GPMI_RSRVD2	0x40000000
#define BM_CLKCTRL_GPMI_BUSY	0x20000000
#define BP_CLKCTRL_GPMI_RSRVD1	11
#define BM_CLKCTRL_GPMI_RSRVD1	0x1FFFF800
#define BF_CLKCTRL_GPMI_RSRVD1(v)  \
		(((v) << 11) & BM_CLKCTRL_GPMI_RSRVD1)
#define BM_CLKCTRL_GPMI_DIV_FRAC_EN	0x00000400
#define BP_CLKCTRL_GPMI_DIV	0
#define BM_CLKCTRL_GPMI_DIV	0x000003FF
#define BF_CLKCTRL_GPMI_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_GPMI_DIV)

#define HW_CLKCTRL_SPDIF	(0x00000090)

#define BM_CLKCTRL_SPDIF_CLKGATE	0x80000000
#define BP_CLKCTRL_SPDIF_RSRVD	0
#define BM_CLKCTRL_SPDIF_RSRVD	0x7FFFFFFF
#define BF_CLKCTRL_SPDIF_RSRVD(v)  \
		(((v) << 0) & BM_CLKCTRL_SPDIF_RSRVD)

#define HW_CLKCTRL_EMI	(0x000000a0)

#define BP_CLKCTRL_EMI_CLKGATE	31
#define BM_CLKCTRL_EMI_CLKGATE	0x80000000
#define BM_CLKCTRL_EMI_SYNC_MODE_EN	0x40000000
#define BM_CLKCTRL_EMI_BUSY_REF_XTAL	0x20000000
#define BM_CLKCTRL_EMI_BUSY_REF_EMI	0x10000000
#define BM_CLKCTRL_EMI_BUSY_REF_CPU	0x08000000
#define BM_CLKCTRL_EMI_BUSY_SYNC_MODE	0x04000000
#define BP_CLKCTRL_EMI_RSRVD3	18
#define BM_CLKCTRL_EMI_RSRVD3	0x03FC0000
#define BF_CLKCTRL_EMI_RSRVD3(v)  \
		(((v) << 18) & BM_CLKCTRL_EMI_RSRVD3)
#define BM_CLKCTRL_EMI_BUSY_DCC_RESYNC	0x00020000
#define BM_CLKCTRL_EMI_DCC_RESYNC_ENABLE	0x00010000
#define BP_CLKCTRL_EMI_RSRVD2	12
#define BM_CLKCTRL_EMI_RSRVD2	0x0000F000
#define BF_CLKCTRL_EMI_RSRVD2(v)  \
		(((v) << 12) & BM_CLKCTRL_EMI_RSRVD2)
#define BP_CLKCTRL_EMI_DIV_XTAL	8
#define BM_CLKCTRL_EMI_DIV_XTAL	0x00000F00
#define BF_CLKCTRL_EMI_DIV_XTAL(v)  \
		(((v) << 8) & BM_CLKCTRL_EMI_DIV_XTAL)
#define BP_CLKCTRL_EMI_RSRVD1	6
#define BM_CLKCTRL_EMI_RSRVD1	0x000000C0
#define BF_CLKCTRL_EMI_RSRVD1(v)  \
		(((v) << 6) & BM_CLKCTRL_EMI_RSRVD1)
#define BP_CLKCTRL_EMI_DIV_EMI	0
#define BM_CLKCTRL_EMI_DIV_EMI	0x0000003F
#define BF_CLKCTRL_EMI_DIV_EMI(v)  \
		(((v) << 0) & BM_CLKCTRL_EMI_DIV_EMI)

#define HW_CLKCTRL_IR	(0x000000b0)

#define BM_CLKCTRL_IR_CLKGATE	0x80000000
#define BM_CLKCTRL_IR_RSRVD3	0x40000000
#define BM_CLKCTRL_IR_AUTO_DIV	0x20000000
#define BM_CLKCTRL_IR_IR_BUSY	0x10000000
#define BM_CLKCTRL_IR_IROV_BUSY	0x08000000
#define BP_CLKCTRL_IR_RSRVD2	25
#define BM_CLKCTRL_IR_RSRVD2	0x06000000
#define BF_CLKCTRL_IR_RSRVD2(v)  \
		(((v) << 25) & BM_CLKCTRL_IR_RSRVD2)
#define BP_CLKCTRL_IR_IROV_DIV	16
#define BM_CLKCTRL_IR_IROV_DIV	0x01FF0000
#define BF_CLKCTRL_IR_IROV_DIV(v)  \
		(((v) << 16) & BM_CLKCTRL_IR_IROV_DIV)
#define BP_CLKCTRL_IR_RSRVD1	10
#define BM_CLKCTRL_IR_RSRVD1	0x0000FC00
#define BF_CLKCTRL_IR_RSRVD1(v)  \
		(((v) << 10) & BM_CLKCTRL_IR_RSRVD1)
#define BP_CLKCTRL_IR_IR_DIV	0
#define BM_CLKCTRL_IR_IR_DIV	0x000003FF
#define BF_CLKCTRL_IR_IR_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_IR_IR_DIV)

#define HW_CLKCTRL_SAIF	(0x000000c0)

#define BM_CLKCTRL_SAIF_CLKGATE	0x80000000
#define BM_CLKCTRL_SAIF_RSRVD2	0x40000000
#define BM_CLKCTRL_SAIF_BUSY	0x20000000
#define BP_CLKCTRL_SAIF_RSRVD1	17
#define BM_CLKCTRL_SAIF_RSRVD1	0x1FFE0000
#define BF_CLKCTRL_SAIF_RSRVD1(v)  \
		(((v) << 17) & BM_CLKCTRL_SAIF_RSRVD1)
#define BM_CLKCTRL_SAIF_DIV_FRAC_EN	0x00010000
#define BP_CLKCTRL_SAIF_DIV	0
#define BM_CLKCTRL_SAIF_DIV	0x0000FFFF
#define BF_CLKCTRL_SAIF_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_SAIF_DIV)

#define HW_CLKCTRL_TV	(0x000000d0)

#define BM_CLKCTRL_TV_CLK_TV108M_GATE	0x80000000
#define BM_CLKCTRL_TV_CLK_TV_GATE	0x40000000
#define BP_CLKCTRL_TV_RSRVD	0
#define BM_CLKCTRL_TV_RSRVD	0x3FFFFFFF
#define BF_CLKCTRL_TV_RSRVD(v)  \
		(((v) << 0) & BM_CLKCTRL_TV_RSRVD)

#define HW_CLKCTRL_ETM	(0x000000e0)

#define BM_CLKCTRL_ETM_CLKGATE	0x80000000
#define BM_CLKCTRL_ETM_RSRVD2	0x40000000
#define BM_CLKCTRL_ETM_BUSY	0x20000000
#define BP_CLKCTRL_ETM_RSRVD1	7
#define BM_CLKCTRL_ETM_RSRVD1	0x1FFFFF80
#define BF_CLKCTRL_ETM_RSRVD1(v)  \
		(((v) << 7) & BM_CLKCTRL_ETM_RSRVD1)
#define BM_CLKCTRL_ETM_DIV_FRAC_EN	0x00000040
#define BP_CLKCTRL_ETM_DIV	0
#define BM_CLKCTRL_ETM_DIV	0x0000003F
#define BF_CLKCTRL_ETM_DIV(v)  \
		(((v) << 0) & BM_CLKCTRL_ETM_DIV)

#define HW_CLKCTRL_FRAC	(0x000000f0)
#define HW_CLKCTRL_FRAC_SET	(0x000000f4)
#define HW_CLKCTRL_FRAC_CLR	(0x000000f8)
#define HW_CLKCTRL_FRAC_TOG	(0x000000fc)

#define BP_CLKCTRL_FRAC_CLKGATEIO	31
#define BM_CLKCTRL_FRAC_CLKGATEIO	0x80000000
#define BM_CLKCTRL_FRAC_IO_STABLE	0x40000000
#define BP_CLKCTRL_FRAC_IOFRAC	24
#define BM_CLKCTRL_FRAC_IOFRAC	0x3F000000
#define BF_CLKCTRL_FRAC_IOFRAC(v)  \
		(((v) << 24) & BM_CLKCTRL_FRAC_IOFRAC)
#define BP_CLKCTRL_FRAC_CLKGATEPIX	23
#define BM_CLKCTRL_FRAC_CLKGATEPIX	0x00800000
#define BM_CLKCTRL_FRAC_PIX_STABLE	0x00400000
#define BP_CLKCTRL_FRAC_PIXFRAC	16
#define BM_CLKCTRL_FRAC_PIXFRAC	0x003F0000
#define BF_CLKCTRL_FRAC_PIXFRAC(v)  \
		(((v) << 16) & BM_CLKCTRL_FRAC_PIXFRAC)
#define BP_CLKCTRL_FRAC_CLKGATEEMI	15
#define BM_CLKCTRL_FRAC_CLKGATEEMI	0x00008000
#define BM_CLKCTRL_FRAC_EMI_STABLE	0x00004000
#define BP_CLKCTRL_FRAC_EMIFRAC	8
#define BM_CLKCTRL_FRAC_EMIFRAC	0x00003F00
#define BF_CLKCTRL_FRAC_EMIFRAC(v)  \
		(((v) << 8) & BM_CLKCTRL_FRAC_EMIFRAC)
#define BP_CLKCTRL_FRAC_CLKGATECPU	7
#define BM_CLKCTRL_FRAC_CLKGATECPU	0x00000080
#define BM_CLKCTRL_FRAC_CPU_STABLE	0x00000040
#define BP_CLKCTRL_FRAC_CPUFRAC	0
#define BM_CLKCTRL_FRAC_CPUFRAC	0x0000003F
#define BF_CLKCTRL_FRAC_CPUFRAC(v)  \
		(((v) << 0) & BM_CLKCTRL_FRAC_CPUFRAC)

#define HW_CLKCTRL_FRAC1	(0x00000100)
#define HW_CLKCTRL_FRAC1_SET	(0x00000104)
#define HW_CLKCTRL_FRAC1_CLR	(0x00000108)
#define HW_CLKCTRL_FRAC1_TOG	(0x0000010c)

#define BM_CLKCTRL_FRAC1_CLKGATEVID	0x80000000
#define BM_CLKCTRL_FRAC1_VID_STABLE	0x40000000
#define BP_CLKCTRL_FRAC1_RSRVD1	0
#define BM_CLKCTRL_FRAC1_RSRVD1	0x3FFFFFFF
#define BF_CLKCTRL_FRAC1_RSRVD1(v)  \
		(((v) << 0) & BM_CLKCTRL_FRAC1_RSRVD1)

#define HW_CLKCTRL_CLKSEQ	(0x00000110)
#define HW_CLKCTRL_CLKSEQ_SET	(0x00000114)
#define HW_CLKCTRL_CLKSEQ_CLR	(0x00000118)
#define HW_CLKCTRL_CLKSEQ_TOG	(0x0000011c)

#define BP_CLKCTRL_CLKSEQ_RSRVD1	9
#define BM_CLKCTRL_CLKSEQ_RSRVD1	0xFFFFFE00
#define BF_CLKCTRL_CLKSEQ_RSRVD1(v) \
		(((v) << 9) & BM_CLKCTRL_CLKSEQ_RSRVD1)
#define BM_CLKCTRL_CLKSEQ_BYPASS_ETM	0x00000100
#define BM_CLKCTRL_CLKSEQ_BYPASS_CPU	0x00000080
#define BM_CLKCTRL_CLKSEQ_BYPASS_EMI	0x00000040
#define BM_CLKCTRL_CLKSEQ_BYPASS_SSP	0x00000020
#define BM_CLKCTRL_CLKSEQ_BYPASS_GPMI	0x00000010
#define BM_CLKCTRL_CLKSEQ_BYPASS_IR	0x00000008
#define BM_CLKCTRL_CLKSEQ_RSRVD0	0x00000004
#define BM_CLKCTRL_CLKSEQ_BYPASS_PIX	0x00000002
#define BM_CLKCTRL_CLKSEQ_BYPASS_SAIF	0x00000001

#define HW_CLKCTRL_RESET	(0x00000120)

#define BP_CLKCTRL_RESET_RSRVD	2
#define BM_CLKCTRL_RESET_RSRVD	0xFFFFFFFC
#define BF_CLKCTRL_RESET_RSRVD(v) \
		(((v) << 2) & BM_CLKCTRL_RESET_RSRVD)
#define BM_CLKCTRL_RESET_CHIP	0x00000002
#define BM_CLKCTRL_RESET_DIG	0x00000001

#define HW_CLKCTRL_STATUS	(0x00000130)

#define BP_CLKCTRL_STATUS_CPU_LIMIT	30
#define BM_CLKCTRL_STATUS_CPU_LIMIT	0xC0000000
#define BF_CLKCTRL_STATUS_CPU_LIMIT(v) \
		(((v) << 30) & BM_CLKCTRL_STATUS_CPU_LIMIT)
#define BP_CLKCTRL_STATUS_RSRVD	0
#define BM_CLKCTRL_STATUS_RSRVD	0x3FFFFFFF
#define BF_CLKCTRL_STATUS_RSRVD(v)  \
		(((v) << 0) & BM_CLKCTRL_STATUS_RSRVD)

#define HW_CLKCTRL_VERSION	(0x00000140)

#define BP_CLKCTRL_VERSION_MAJOR	24
#define BM_CLKCTRL_VERSION_MAJOR	0xFF000000
#define BF_CLKCTRL_VERSION_MAJOR(v) \
		(((v) << 24) & BM_CLKCTRL_VERSION_MAJOR)
#define BP_CLKCTRL_VERSION_MINOR	16
#define BM_CLKCTRL_VERSION_MINOR	0x00FF0000
#define BF_CLKCTRL_VERSION_MINOR(v)  \
		(((v) << 16) & BM_CLKCTRL_VERSION_MINOR)
#define BP_CLKCTRL_VERSION_STEP	0
#define BM_CLKCTRL_VERSION_STEP	0x0000FFFF
#define BF_CLKCTRL_VERSION_STEP(v)  \
		(((v) << 0) & BM_CLKCTRL_VERSION_STEP)

#endif /* __REGS_CLKCTRL_MX23_H__ */